



Signal Processing with FPGA, Python & no RTL Design!

Adam Taylor

Adam@AdiuvoEngineering.com

Lab : FFT Acceleration

Open a browser and go to

www.pynq.io



What is PYNQ?

PYNQ is an open-source project from Xilinx® that makes it easier to use Xilinx platforms. Using the Python language and libraries, designers can exploit the benefits of programmable logic and microprocessors to build more capable and exciting electronic systems. PYNQ can be used with Zynq, Zynq UltraScale+, Zynq RFSoC, Alveo accelerator boards and AWS-F1 to create high performance applications with:

- parallel hardware execution
- high frame-rate video processing
- hardware accelerated algorithms
- real-time signal processing
- high bandwidth IO
- low latency control

PYNQ Architecture Diagram:

- Applications:** Jupyter/ IPython, PYNQ notebooks, matplotlib, caffe, pytorch, opencv
- Software:** Python, PYNQ libs, MMIO, numpy
- Linux kernel:** GPID, Interrupt, Overlay, PL, allocate, pynq device, Xilinx Runtime (XRT)
- Hardware:** FPGA, Vitis IPs, PYNQ IPs, User IPs

Supported Hardware: ZYNQ, ZYNQ ULTRASCALE+, ZYNQ RFSoC, XILINX ALVEO.


Who is PYNQ for?

PYNQ is intended to be used by a wide range of designers and developers including:

- Software developers who want to take advantage of the capabilities of Xilinx platforms without having to use ASIC-style design tools to design hardware.
- System architects who want an easy software interface and framework for rapid prototyping and development of their Zynq, Alveo and AWS F1 designs.

Lab : FFT Acceleration

Select the boards page and
download the SD card
image for Pynq Z1 v2.6



Development Boards

PYNQ supports Zynq based boards (Zynq, Zynq Ultrascale+, Zynq RFSoc), and **Xilinx Alveo** accelerator boards and **AWS-F1** instances. See the **PYNQ Alveo Getting Started guide** for details on installing PYNQ for use with Alveo and AWS-F1.


Downloadable PYNQ images

If you have a Zynq board, you need a PYNQ SD card image to get started. You can download a pre-compiled PYNQ image from the table below. If an image is not available for your board, you can build your own SD card image (see details below).

Board	SD card image	Documentation	Vendor webpage
PYNQ-Z2	v2.6	PYNQ setup guide	TUL Pynq-Z2
PYNQ-Z1	v2.6	PYNQ setup guide	Digilent Pynq-Z1
ZCU104	v2.6	PYNQ setup guide	Xilinx ZCU104
RFSoc 2x2	v2.6	RFSoc 2x2 GitHub Pages	XUP RFSoc 2x2
ZCU111	v2.6	PYNQ RFSoc workshop	Xilinx ZCU111
Ultra96V2	v2.6	Avnet PYNQ documentation	Avnet Ultra96V2
Ultra96 (legacy)	v2.6	See Ultra96V2	See Ultra96V2
TySOM-3-ZU7EV	v2.5	GitHub project page	Aldec TySOM-3-ZU7EV
TySOM-3A-ZU19EG	v2.5	GitHub project page	Aldec TySOM-3A-ZU19EG


Lab : FFT Acceleration

Save the SD Card image to a preferred location on your local computer




Lab : FFT Acceleration

Open Vivado and select Xhub
Stores




Lab : FFT Acceleration

From the boards tab, select
Digilent Inc folder. Expand the
Arty directory and select Arty.
Right click on the Arty Z7-20
and select install




Lab : FFT Acceleration

Create a new project



Lab : FFT Acceleration

Enter a name and location




The image shows a 'New Project' dialog box with the following fields and options:

- Project Name**
Enter a name for your project and specify a directory where the project data files will be stored.
- Project name:** eoc_dsp
- Project location:** C:/hdl_projects
- ☒ Create project subdirectory
- Project will be created at: C:/hdl_projects/eoc_dsp

At the bottom, there are four buttons: ? (help), < Back, Next > (highlighted in blue), Finish, and Cancel.

Lab : FFT Acceleration

Select RTL Project



The image shows a 'New Project' dialog box from a software application. The dialog has a title bar with a yellow Vivado icon and the text 'New Project'. The main area is titled 'Project Type' with the instruction 'Specify the type of project to create.' Below this, there are five radio button options. The first option, 'RTL Project', is selected. It includes a description: 'You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.' and a checked checkbox labeled 'Do not specify sources at this time'. The other options are 'Post-synthesis Project', 'I/O Planning Project', 'Imported Project', and 'Example Project', each with their own descriptions. At the bottom of the dialog, there is a help icon (question mark in a circle) on the left and four buttons: '< Back', 'Next >' (highlighted in blue), 'Finish', and 'Cancel'.

New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☒ Do not specify sources at this time

☐ **Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time

☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.


☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**
Create a new Vivado project from a predefined template.

? < Back Next > Finish Cancel

Lab : FFT Acceleration

Select the Arty Z7-20 board



New Project

Default Part
Choose a default Xilinx part or board for your project.

Parts | **Boards**

[Reset All Filters](#) [Install/Update Boards](#)

Vendor: Name: Board Rev:


Search:

Display Name	Preview	Vendor	File Version	Part	I/O Pin C
Arty S7-50		digilentinc.com	1.0	xc7s50csga324-1	324
Arty Z7-20		digilentinc.com	1.0	xc7z020clg400-1	400
Cora Z7-10		digilentinc.com	1.0	xc7z010clg400-1	400
Nexys Video		digilentinc.com	1.1	xc7a200tsbg484-1	484

[? < Back](#) [Next >](#) [Finish](#) [Cancel](#)


Lab : FFT Acceleration

Click Finish to create the project




Lab : FFT Acceleration

From the Project
Manager, select create
block diagram




Lab : FFT Acceleration

Leave, defaults unchanged and click OK




Lab : FFT Acceleration

Click on + and in the
search bar type in Zynq
and press enter




Lab : FFT Acceleration

Run the block automation





Lab : FFT Acceleration

Leave the settings as default and
click OK




Lab : FFT Acceleration

Click on + and add in the
FFT



Lab : FFT Acceleration

Click on the Fast Fourier Transform and change its name to xfft. Double click on the block to customize it.




Lab : FFT Acceleration

On the configuration tab, select

- Transform length 4096
- Radix-4 Burst I/O
- Target Frequency 150Mhz
- Enable Run Time


Configurable transform length



Lab : FFT Acceleration

On the implementation tab select


- Floating Point
- Phase Factor Width 25
- Output Ordering Natural
- Non-Real Time Throttle scheme



Lab : FFT Acceleration


On the Detailed Implementation tab
select

- Use 4-Multiplier Structure
- Use XtremeDSP Slices




Lab : FFT Acceleration

Double click on the Processing System to reconfigure it




Lab : FFT Acceleration

On the clocking tab change the frequency of clock one to 150MHz



Lab : FFT Acceleration


On the Interrupts Tab enable the
IRQ_F2P[15:0]



Lab : FFT Acceleration


On the PS/PL interface select the HP
Slave AXI Interface

Enable S AXI HP0 Interface



Lab : FFT Acceleration


Click OK if the warning appears



Lab : FFT Acceleration


Click + and select AXI

Direct Memory Access




Lab : FFT Acceleration

Run the Connection Automation



Lab : FFT Acceleration


Leave the defaults as
standard and click OK



Lab : FFT Acceleration


Select the DMA, double click on it
and configure it

- Width of Buffer length 16
- Stream data width 64
- Max burst size 16



Lab : FFT Acceleration

Connect the xFFT M
AXIS data to the
DMA, S AXIS S2MM
port




Lab : FFT Acceleration

Connect the DMA M


AXIS MM2S to the xFFT

S AXIS Data




Lab : FFT Acceleration

Run the connection automation




Lab : FFT Acceleration

The diagram should look like below



Lab : FFT Acceleration


Click on + and add
in an AXI-Stream
FIFO



Lab : FFT Acceleration


Run the connection

automation and click on OK




Lab : FFT Acceleration

Double click on the AXI Stream FIFO and configure it to have an AXI Lite Interface and only enable the Transmit Data Interface leave all else unchanged.




Lab : FFT Acceleration

Connect the AXI STR TXD tdata, tlast and tvalid signals to the xFFT S AXIS config




Lab : FFT Acceleration

Click on + and add in a AXI Interrupt Controller




Lab : FFT Acceleration

Run the connection
automation




Lab : FFT Acceleration

Connect the IRQ output
from the AXI Interrupt
Controller to the
IRQF2P port on the
Zynq





concat block





Lab :

Go to PYM

 Re-customize IP

Concat (2.1)


 Documentation
  IP Location


☐ Show disabled ports

Component Name

Number of Ports		4	[1 - 32]
<input type="text" value="AUTO"/>	In0 Width	<input type="text" value="1"/>	[1 - 4096]
<input type="text" value="AUTO"/>	In1 Width	<input type="text" value="1"/>	[1 - 4096]
<input type="text" value="AUTO"/>	In2 Width	<input type="text" value="1"/>	[1 - 4096]
<input type="text" value="AUTO"/>	In3 Width	<input type="text" value="1"/>	[1 - 4096]

Dout Width (Auto)		4
-------------------	--	---

NOTE: The In0 port is connected to the LSB bits of the output, and the In[Number of Ports - 1] input port is connected to the MSB bits of the output.




```

      graph LR
        In0[In0[0:0]] --> Concat[Concat 2.1]
        In1[In1[0:0]] --> Concat
        In2[In2[0:0]] --> Concat
        In3[In3[0:0]] --> Concat
        Concat --> Out[dout[3:0]]
      
```


Lab : FFT Acceleration

Connect the output of the
concat block to the AXI
Interrupt controller INT
input




Lab : FFT Acceleration

Click on the + symbol
and add in a AXI Timer



Lab : FFT Acceleration


Run the connection automation



Lab : FFT Acceleration


Connect the interrupts to the concat block

- AXI Timer
- AXI DMA MM2S_INTOUT
- AXI DMA S2MM_INTOUT
- AXI Stream FIFO




Lab : FFT Acceleration

Validate the design
there should be no
error or critical
warnings




Lab : FFT Acceleration

Right click on the design and
select Create HDL Wrapper




Lab : FFT Acceleration

Let Vivado manage the wrapper




Lab : FFT Acceleration

Extract the
downloaded PYNQ
image




Lab : FFT Acceleration

Write the image to a SD card. Once completed insert the SD card in the Arty Z7-20. Connect a Ethernet cable and power via a USB cable




Lab : FFT Acceleration

Once the board boots, wait for the LEDs to flash. In a browser enter the address `pynq:9090` when prompted enter the password `xilinx`



Lab : FFT Acceleration

Once logged in you should see the folder structure below

[Logout](#)[Files](#)[Running](#)[Clusters](#)[Nbextensions](#)

Select items to perform actions on them.


[Upload](#)[New ▾](#)☐ 0 ▾[Name ▾](#)[Last Modified](#)☐[base](#)[a year ago](#)☐[common](#)[a year ago](#)☐[getting_started](#)[a year ago](#)☐[logictools](#)[a year ago](#)☐[Welcome to Pynq.ipynb](#)[a year ago](#)

Lab : FFT Acceleration

In a file explorer map a
network drive to


`\\pynq \xilinx`

Select connect using different
credentials



Lab : FFT Acceleration


Completed Map drive, click OK



Lab : FFT Acceleration


Enter the username and password as

Xilinx click OK




Lab : FFT Acceleration

The pynq drive should not appear as a samba server



Lab : FFT Acceleration

Clone the repository - <https://github.com/ATaylorCEngFIET/MZ448>



The screenshot shows the GitHub repository page for `AdiuvoEngineering / EOC_DSP`. The repository is public and has 1 branch (master) and 0 tags. The commit history shows a single commit by ATaylorCEngFIET, titled "Initial Issue", with two files added: `Overlay` and `Vivado_Design`. The repository description is "DSP and PYNQ Class for the Embedded DSP Conference 2021". The repository also includes a section for "Releases" (no releases published) and "Packages" (no packages published). The "Languages" section shows the following distribution: Jupyter Notebook (60.2%), Tcl (32.6%), and Python (7.2%).

https://github.com/AdiuvoEngineering/EOC_DSP

Search or jump to... Pull requests Issues Marketplace Explore

AdiuvoEngineering / EOC_DSP Public Unwatch 1

<> Code Issues Pull requests Actions Projects Wiki Security Insights Settings

master 1 branch 0 tags Go to file Add file Code

ATaylorCEngFIET Initial Issue e1e1c59 1 minute ago 1 commit

File	Initial Issue	1 minute ago
Overlay	Initial Issue	1 minute ago
Vivado_Design	Initial Issue	1 minute ago

Help people interested in this repository understand your project by adding a README. Add a README

About DSP and PYNQ Class for the Embedded DSP Conference 2021

Releases No releases published Create a new release


Packages No packages published Publish your first package

Languages

- Jupyter Notebook 60.2%
- Tcl 32.6%
- Python 7.2%

Lab : FFT Acceleration


From the Cloned Repo copy the directory Images and dsp_class to the Pynq boards Jupyter notebooks directory



Name	Date modified	Type	Size
base	19/10/2020 21:06	File folder	
common	19/10/2020 21:06	File folder	
dsp_class	01/10/2021 21:34	File folder	
getting_started	19/10/2020 21:06	File folder	
images	29/09/2021 21:25	File folder	
logictools	19/10/2020 21:06	File folder	
Welcome to Pynq.ipynb	19/10/2020 20:01	IPYNB File	2 KB

Lab : FFT Acceleration

You should see a new directory in the PYNQ environment, select DSP_CLASS

[Logout](#)[Files](#)[Running](#)[Clusters](#)[Nbextensions](#)

Select items to perform actions on them.

[Upload](#)[New ▾](#)

<input type="checkbox"/> 0 ▾		Name ▾	Last Modified
<input type="checkbox"/>	base		a year ago
<input type="checkbox"/>	common		a year ago
<input type="checkbox"/>	dsp_class		16 hours ago
<input type="checkbox"/>	getting_started		a year ago
<input type="checkbox"/>	images		3 days ago
<input type="checkbox"/>	logictools		a year ago
<input type="checkbox"/>	Welcome to Pynq.ipynb		a year ago

Lab : FFT Acceleration

Select fft.ipynb it will open and start running

 jupyter Logout


Files Running Clusters Nbextensions

Select items to perform actions on them. Upload New Refresh

<input type="checkbox"/> 0		Name	Last Modified
	..		seconds ago
<input type="checkbox"/>	 fft.ipynb		Running 14 hours ago
<input type="checkbox"/>	 axidma.py		7 months ago
<input type="checkbox"/>	 axififo.py		7 months ago
<input type="checkbox"/>	 axitimer.py		7 months ago
<input type="checkbox"/>	 fft.bit		15 hours ago
<input type="checkbox"/>	 fft.hwh		15 hours ago
<input type="checkbox"/>	 sds_trace_data.dat		3 days ago

Lab : FFT Acceleration

Run each cell in turn in the notebook and notice the difference in performance between SW and HW Implementations



The image shows a Jupyter Notebook interface with the title "fft Last Checkpoint: 16 hours ago (autosaved)". The interface includes a menu bar (File, Edit, View, Insert, Cell, Kernel, Widgets, Help), a toolbar with icons for saving, adding cells, undo, redo, and running, and a status bar showing "Trusted" and "Python 3". The notebook contains three code cells. The first cell imports numpy, random, and Overlay from pyq, and sets max_fft_N to 12. The second cell loads the FFT Overlay. The third cell shows the variable ol. Below the code cells, there is a text instruction to use Numpy 'complex64' type arrays and establish test bench data.

```
In [2]: import numpy as np
import random
from pyq import Overlay
import axitimer
max_fft_N = 12 # Logic and DMA max for simple mode on ARM32 is 4096 complex 32-bit elements

Load the FFT Overlay and allow axitimer to bind to it:

In [3]: ol = Overlay('/home/xilinx/jupyter_notebooks/dsp_class/fft.bit')

In [ ]: ol?
```

Use Numpy 'complex64' type arrays and establish some test bench data to use when comparing results and performance.

```
# Example of creating random value complex value numpy array test data:
size = 1024*4 # 4K max Length vector
din = np.empty(shape=(size,), dtype='complex64')
din.imag[0:size] = np.random.rand(size,)
din.real[0:size] = np.random.rand(size,)
```



ADIUVO

ENGINEERING AND TRAINING, LTD.

www.adiuvoengineering.com



adam@adiuvoengineering.com