


# Signal Processing with FPGA, Python & no RTL Design!

Adam Taylor
Adam@AdiuvoEngineering.com



Open a browser and go to

www.pynq.io





Select the boards page and

download the SD card

image for Pynq Z1 v2.6



#### **Development Boards**

PYNQ supports Zynq based boards (Zynq, Zynq Ultrascale+, Zynq RFSoC), and **Xilinx Alveo** accelerator boards and **AWS-F1** instances.

See the PYNQ Alveo Getting Started guide for details on installing PYNQ for use with Alveo and AWS-F1.


#### Downloadable PYNQ images

If you have a Zynq board, you need a PYNQ SD card image to get started. You can download a pre-compiled PYNQ image from the table below. If an image is not available for your board, you can build your own SD card image (see details below).

Board	SD card image	Documentation	Vendor webpage
PYNQ-Z2	v2.6	PYNQ setup guide	TUL Pynq-Z2
PYNQ-Z1	v2.6	PYNQ setup guide	Digilent Pynq-Z1
ZCU104	v2.6	PYNQ setup guide	Xilinx ZCU104
RFSoC 2x2	v2.6	RFSoC 2x2 GitHub Pages	XUP RFSoC 2x2
ZCU111	v2.6	PYNQ RFSoC workshop	Xilinx ZCU111
Ultra96V2	v2.6	Avnet PYNQ documentation	Avnet Ultra96V2
Ultra96 (legacy)	v2.6	See Ultra96V2	See Ultra96V2
TySOM-3-ZU7EV	v2.5	GitHub project page	Aldec TySOM-3-ZU7EV
TySOM-3A-ZU19EG	v2.5	GitHub project page	Aldec TySOM-3A-ZU19EG




Save the SD Card image to a preferred location on your local computer





Open Vivado and select Xhub

**Stores** 






From the boards tab, select

Digilent Inc folder. Expand the

Arty directory and select Arty.


Right click on the Arty Z7-20

and select install






Create a new project






Enter a name and location






Select RTL Project






Select the Arty Z7-20 board





Click Finish to create the project






From the Project


Manager, select create

block diagram






Leave, defaults unchanged and click OK






Click on + and in the search bar type in Zynq and press enter






Run the block automation






Leave the settings as default and click OK





Click on + and add in the


FFT





Click on the Fast Fourier Transform and change its name to xfft. Double click on the block to

#### customize it.






On the configuration tab, select

- Transform length 4096
- Radix-4 Burst I/O
- Target Frequency 150Mhz
- Enable Run Time


Configurable transform length





On the implementation tab select


- Floating Point
- Phase Factor Width 25
- Output Ordering Natural
- Non-Real Time Throttle scheme






On the Detailed Implementation tab select

- Use 4-Multipler Structure
- Use XtremeDSP Slices






Double click on the Processing System to reconfigure it






On the clocking tab change the frequency of clock one to 150MHz





On the Interrupts Tab enable the

IRQ\_F2P[15:0]






On the PS/PL interface select the HP


Slave AXI Interface

Enable S AXI HP0 Interface






Click OK if the warning appears






Click + and select AXI

**Direct Memory Access** 






#### Run the Connection Automation





Leave the defaults as


standard and click OK





Select the DMA, double click on it and configure it

- Width of Buffer length 16
- Stream data width 64
- Max burst size 16






Connect the xFFT M

AXIS data to the

DMA, S AXIS S2MM

port






Connect the DMA M


AXIS MM2S to the xFFT

S AXIS Data






Run the connection automation





#### The diagram should look like below






Click on + and add

in an AXI-Stream


**FIFO** 





Run the connection

automation and click on OK






Double click on the AXI


Stream FIFO and configure it
to have an AXI Lite Interface
and only enable the Transmit

Data Interface leave all else
unchanged.






Connect the AXI STR TXD tdata, tlast and tvalid signals to the xFFT S AXIS config






Click on + and add in a AXI
Interrupt Controller






Run the connection

automation






Connect the IRQ output
from the AXI Interrupt
Controller to the
IRQF2P port on the
Zynq






Click on + and add in a concat block






Go to PYI








Connect the output of the concat block to the AXI
Interrupt controller INT input






Click on the + symbol and add in a AXI Timer






Run the connection automation






Connect the interrupts to the concat block

- AXI Timer
- AXI DMA MM2S\_INTOUT
- AXI DMA S2MM\_INTOUT
- AXI Stream FIFO






Validate the design
there should be no
error or critical
warnings






Right click on the design and select Create HDL Wrapper






Let Vivado manage the wrapper






Extract the downloaded PYNQ image





Write the image to a SD card. Once completed insert the SD card in the Arty Z7-20. Connect a Ethernet cable and power via a USB cable






Once the board boots, wait for the LEDs to flash. In a browser enter the address pynq:9090 when prompted enter the password xilinx

← → C 🛕 Not secure http://pynq:9090/login?next=%2Ftree%3F			
View site information	💢 jupyter		
Password	Log in		



Once logged in you should see the folder structure below






In a file explorer map a

network drive to


\\pynq \xilinx

Select connect using different credentials






Completed Map drive, click OK





Enter the username and password as

Xilinx click OK






The pynq drive should not appear as a samba server





Clone the repository - <a href="https://github.com/ATaylorCEngFIET/MZ448">https://github.com/ATaylorCEngFIET/MZ448</a>





From the Cloned Repo copy the directory Images and dsp\_class to the Pynq boards Jupyter notebooks directory

) > jupyter_notebooks				
Name	Date modified	Туре	Size	
base	19/10/2020 21:06	File folder		
common	19/10/2020 21:06	File folder		
dsp_class	01/10/2021 21:34	File folder		
getting_started	19/10/2020 21:06	File folder		
images	29/09/2021 21:25	File folder		
logictools	19/10/2020 21:06	File folder		
Welcome to Pynq.ipynb	19/10/2020 20:01	IPYNB File	2 KB	



You should see a new directory in the PYNQ environment, select DSP\_CLASS






Select fft.ipynb it will open and start running





Run each cell in turn in the notebook and notice the difference in performance between SW and HW Implementations





www.adiuvoengineering.com



adam@adiuvoengineering.com