

Getting started with Nios V and Ashling RiscFree IDE for Intel FPGAs

Adam Taylor



Agenda

- Introduction
- Hardware Design
- Software Design
- Debugging & Future Steps





Why SoftCore

FPGA are great for parallel processing but often need some help in the form of sequential processing for serial communications, IP configuration, Networking Etc.

 Nios 2 was one of the most popular softcore processors for this in the Intel Ecosystem

Nios V is the next generation Nios processor based on the RISC V Instruction Set Architecutre





RISC V

RISC V is NOT a processor – Rather an instruction set architecture (ISA) that processors are compliant with.

There are three main ratified ISA: the RV32I, RV64I and RV128I.

These define 32-, 64-, and 128-bit ISAs respectively.

Range of Extensions


- Atomic instructions (A)
- Single and double precision floating point extensions (F and D)
- Integer multiplication and division (M)



Nios V/m

Nios V/m initial release from Intel, more advanced cores are coming including Application Class and Linux Capable.

Nios V/m is based on the 32-bit instruction set with support for atomic instructions.






Nios V/m

Key Architectural features

- AXI4 Busses used for Instruction and Data Memories
- Provide the developer with 0.464 DMIPs/MHZ
 - Nios II/e at 0.107 DMIPs/MHz.
- Currently Supports 10 Series devices and Agilex
- Nios V/m ranges between 1300 and 1600 ALMs
- Nios V/m provides performance between 270 MHz in a Cyclone 10 to 566 MHz in an Agilex device




Design Flow





Quartus Prime


- Used for Implementation of the programming file.
- Pin allocation IO standards
- SDM and security
- Timing constraints
- Timing verification
- Simulation Models





Platform Designer

- Create the processor subsystem
- Pick from a range of IP for easy integration in the design
- Add in Custom IP from your own library or designs
- BSP Generation for Nios V
- Make signals available to the higher level of the design / IO as desired.
- Highly configurable system development environment





NiosV Shell

- Command line shell
- Used to create / update
 - BSP
 - Applications
 - Libraries
- Download the application to target
- Provide information on the stack and heap

```
_ _
 Select D:\intel\niosv\bin\niosv-shell.exe - juart-terminal
 niosv-shell] C:\hdl_projects_intel\nios_v\SW_APP\build\Debug> juart-terminal
juart-terminal: connected to hardware target using JTAG UART on cable
juart-terminal: "Agilex SI/SoC Dev Kit [USB-1]", device 1, instance 0
juart-terminal: (Use the IDE stop button or Ctrl-C to terminate)
 crt0.S] Calling alt_main.
 alt_main.c] Entering alt_main, calling alt_irq_init.
[alt_main.c] Entering alt_main, calling alt_irq_init.
[alt_main.c] Done alt_irq_init, calling alt_os_init.
[alt_main.c] Done OS Init, calling alt_sem_create.
[alt_main.c] Calling alt_sys_init.
[alt_main.c] Done alt_sys_init.
[alt_main.c] Redirecting IO.
[alt_main.c] Calling C++ constructors.
 [alt_main.c] Calling atexit.
 alt main.c] Calling main.
 Hello world, this is the Nios V/m cpu checking in 0...
 Hello world, this is the Nios V/m cpu checking in 1...
Hello world, this is the Nios V/m cpu checking in 2...
Hello world, this is the Nios V/m cpu checking in 3...
 Hello world, this is the Nios V/m cpu checking in 4...
Hello world, this is the Nios V/m cpu checking in 5...
Hello world, this is the Nios V/m cpu checking in 6...
Hello world, this is the Nios V/m cpu checking in 7...
Hello world, this is the Nios V/m cpu checking in 8...
Hello world, this is the Nios V/m cpu checking in 9...
Hello world, this is the Nios V/m cpu checking in 10...
Hello world, this is the Nios V/m cpu checking in 11...
Hello world, this is the Nios V/m cpu checking in 12...
Hello world, this is the Nios V/m cpu checking in 13...
  ello world, this is the Nios V/m cpu checking in 14...
```



Ashling RiscFree IDE

- Used for debugging and application development
- Can be used with A53 debugging also on SoC devices
- Applications and Libraries must be created using NiosV-Shell and imported into RiscFree IDE

```
E S 7 8 m ain.cpp X S crt0.5 % alt_irq.h % alt_irq.handler.c % alt_log_printf.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  □ 1º 8 % 0 #
V Binaries
     > (2 a.out - [riscv/le]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               unistd.h
looper(): vo
        a.out - [riscv/le]
          SW_APP.elf - [riscv/le]
  Archives
                                                                                                                                                                                                                             #include <unistd.h>
                                                                                                                                                                                                                          @ void looper() {
    for (int i = 0; i < 1000; ++i) {
        printf("Hello world, this is the Nios V/m cpu checking in %d...\n", i);
    }
}</pre>
               > CMakeFiles
              > @ detect_compiler_builtins.cpp
> $ SW_APP.elf - [riscv/le]
                    cmake_install.cmake
                       Makefile
                         SW_APP.elf.objdum
    main.cop
                                                                                                                                                                                                               Problems @ Tasks Console X Properties & Debug
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                hw_world Debug [Ashling RISC-V (auto-detect) Hardware Debugging]
Ashling GDB Server for RISC-V (ash-riscv-gdb-server).
v22.2.2, 31-May-2022, (c)Ashling Microsystems Ltd 2022.
                                                                                                                                                                                                            Initializing connection ...
Checking for a sative debug connection using the selected debug probe (58: 1):
Connected to target device " using 1050-Baster-2 (1) via 376d at 698z.

Jafo : [6] System architecture: 18022

Jafo : [9] Number of hardware breakpoints available : 1


Jafo : [9] Number of program biffers: 8

Jafo : [9] Number of program biffers: 9

Jafo : [
```




Hardware Flow






Software Flow






Lab One Hardware Build






- Open Quartus prime
 - If you do not have licenses, see the sign-up page for how to generate the free trial
 - https://app.livestorm.co/adiuvoengineering/navigating-nios-v
- Create a new Project
- This project we will target the Agilex F Series SOC Transceiver Kit





Click on next






Select a project location

Enter a project name

 Enter the top-level entity name – I use NIOS-V

 Do not select Partition Data base or Use Existing Project Settings






 Create an Empty project – we will create this design a blank sheet design


 Intel design store does contain a range of design templates which can be used for design acceleration






 As this is a blank sheet design leave the add files dialog unchanged.






- Select the device which is populated on the Agilex F Series Transceiver SOC development kit.
- Depends on serial number as to ES or Prod
- ES = AGFB014R24A2E2V
- Prod = AGFB014R24B2E2V






- Leave the EDA tool settings unchanged
- We will use the inbuilt compilation tools






- The summary should show
 - Project Location
 - Project name
 - Top Level Name
 - Target Device
 - EDA Tools
 - Operating Conditions






- In Quartus Prime open Platform Designer
- At the dialog prompt for Platform Designer System select new and enter the location
- Platform Designer is where we will create our system





- Select the location for the QSYS file.
- This is the file which contains the Platform Designer Project
- I normally store the QSYS file in the Quartus project to keep them all located together
- Name this the same as your project Top Level Design Entity






 Saving the new QSYS file will open platform designer ready for a new system


Click on close






- The initial project will contain two elements a Clock Bridge and Reset Bridge
- Adjust the clock bridge to the input clock frequency – for this project the clk is 100MHz
- Select reset appropriately from the schematics – in this case it is active low















- From the IP library on the left of platform designer
- Select the Nios V/m
- Ensure the enable debug is selected






- From the IP Library add in
 - JTAG UART
 - On Chip Memory
 - Reset Release IP
- Connect the Instruction & Data master to the OCM & dm_agent
- Connect the Data Master to the JTAG UART
- Connect the clocks and resets
- Connect the IRQ line from the JTAG UART






 Update the Nios V/m vectors to reference to the On Chip Memory






 With all the IP included we need to assign the base addresses






- Select Sync System Info
- When completed close the dialog






- Click on Validate System Integrity
- Once completed click on close





- Click generate HDL
- In the dialog which opens select your preferred language type generate the output files
- Once completed close the dialog






 In a change from Nios 2 systems we generate the BSP in platform designer for Nios V/m

From the File menu select New BSP




Lab One



- Select the location for the BSP to be generated
- Provide the QSYS File & Quartus Project
- Ensure the processor is selected
- Select the Altera HAL







- This will open the BSP editor it is here we are able to select configurations for the BSP
- Set the Sys Clk Timer and Timestamp Timer to none
- Generate the BSP

 We can now close Platform Designer



tatu

From

<<new>>

To

in_ clk_clk

in_ clk_clk

<<new>>

<<new>>



<<new>> * V Filter on node names: * Entity Assignment Name Value Enabled PIN_U52 Yes Location in reset reset n Location PIN_G52 Yes I/O Standard 1.2 V Yes nios v reset_reset_n I/O Standard 1.2 V Yes nios_v

In Quartus open the assignment editor and select the pin locations for the board in question.

- On the Agilex F Series Transceiver SoC Development Kit
 - Clk = U52
 - Resetn = G52






Compile Design ▶ IP Generation 00:00:00 🖕 of 🧃 Analysis & Synthesis 00:01:48 00:20:37 Fitter (Implement) **00:04:03** Plan 00:05:50 Place 00:06:30 Route 00:00:53 4 Fitter (Finalize) 00:03:18 Q Fast Forward Timing Closure Recommendations Timing Analysis (Signoff) Power Analysis Assembler (Generate programming files) 00:04:22 ٣ EDA Netlist Writer

 Compile the design and generate the programming file









Navigate to the Intel Install directory

Under Nios V / Bin

Run the NIOSV Shell

 This uses the BSP previously created to the application we will Run on the target processor.





Entering Nios V shell
Microsoft Windows [Version 10.0.18363.1556]
(c) 2019 Microsoft Corporation. All rights reserved.

[niosv-shell] D:\intel\niosv\bin> cd C:\hdl_projects_intel\niosv\SW_APP

[niosv-shell] D:\intel\niosv\bin> c:
[niosv-shell] C:\hdl_projects_intel\niosv\SW_APP>

 Change directory into the directory containing the SW source we wish to use in our application.





```
D:\intel\niosv\bin\niosv-shell.exe
[niosv-shell] C:\hdl projects intel\niosv\SW APP> niosv-app --help
Jsage: niosv-app --srcs=<value>
  OPTION
                                DESCRIPTION
  -a, --app-dir=<value>
                              ? The application directory.
  -l, --lib-dir=<value>
                              ? The library directory.
  -b, --bsp-dir=<value>
                              ? The BSP directory.
  -s, --srcs=<value>
                                Comma-separated list of sources files (.c, .h, etc.) and/or source directories.
  -i, --incs=<value>
                               ? Comma-separated list of include directories.
  -p, --public-incs=<value> ? Comma-separated list of public include directories.
  -e, --elf-name=<value>
                               ? Name for the .elf file.
  -L, --link-lib=<value>
                               * The specified library directory will link with this application or library.
  --jvm-max-heap-size=<value> ? Set the maximum heap memory size to be used
  -h, --help
                               ? Show help
  --record-metrics[=<value>] ? Enables performance metrics logging for operations performed by the command line tool.
  --metrics-log-file=<value> ? Specifies the file path to metrics log file for performance metrics logging.
NIOSV-APP
Generate an application or library CMakeLists.txt. Either an application
 -a) or library (-l) must be created. The BSP directory (-b) is required
when creating creating an application. Libraries are independent of BSP
so they will not link directly with a BSP.
 -app-dir=<value>
    Optional. The application directory
 -lib-dir=<value>
    Optional. The library directory.
```

 To see the commands available, in the Nios V Shall use the --help command





- To create a new application, we need to define
 - BSP Directory
 - Application Directory
 - Source Files

```
[niosv-shell] C:\hdl_projects_intel\niosv\SW_APP> niosv-app -b=../SW -a=. -s=.
2022.08.27.12:26:45 Error: No source files specified.
[niosv-shell] C:\hdl_projects_intel\niosv\SW_APP> niosv-app -b=../SW -a=. -s=.
2022.08.27.12:27:41 Info: Source file "..\main.cpp" added from directory ".".
2022.08.27.12:27:41 Info: ".\CMakeLists.txt" was generated.
[niosv-shell] C:\hdl_projects_intel\niosv\SW_APP>
```





 This will create the Cmake file which is used to compile the application and BSP just created into a ELF for download

OS (C:) > hdl_projects_intel > niosv > SW_APP

| ^ | Name | Date modified | Туре | Size |
|---|------|------------------|----------|------|
| | | 27/08/2022 12:27 | TXT File | 2 KB |
| | | 05/08/2022 15:41 | CPP File | 1 KB |
| | | | | |
| | | | | |
| | | | | |






```
cmake_minimum_required(VERSION 3.14)
add_subdirectory(../SW SW)
include(../SW/toolchain.cmake)
project(SW APP)
add_executable(SW_APP.elf)
target sources(SW APP.elf
    PRIVATE
        main.cpp
target_include_directories(SW_APP.elf
    PRIVATE
    PUBLIC
target link libraries(SW APP.elf
    PRIVATE
        -T "${BspLinkerScript}" -nostdlib
        "${ExtraArchiveLibraries}"
        -Wl,--start-group "${BspLibraryName}" -lc -lstdc++ -lgcc -lm -Wl,--end-group
# Create objdump from ELF.
set(objdump SW APP.elf.objdump)
add custom command(
   OUTPUT "${objdump}"
    DEPENDS SW APP.elf
    COMMAND "${ToolchainObjdump}" "${ToolchainObjdumpFlags}" SW_APP.elf >
           "${objdump}"
    COMMENT "Creating ${objdump}."
    VERBATIM
add_custom_target(create-objdump_ALL_DEPENDS "${objdump}")
# Report space free for stack + heap. Note that the file below is never created
# so the report is always output on build.
set(stack report file SW APP.elf.stack report)
add custom command(
   OUTPUT "${stack_report_file}"
    DEPENDS SW APP.elf
    COMMAND niosv-stack-report -p "${ToolchainPrefix}" SW_APP.elf
    COMMENT "Reporting memory available for stack + heap in SW APP.elf."
add custom target(niosv-stack-report ALL DEPENDS "${stack report file}")
```

 Examine the CMAKE file and observe the structure of the file







- From the Nios Shell start the Ashling RiscFree IDE by typing
 - Riscfree
- Select the project workspace
- Select Create Project in the dialog which appears select C++ project







- Enter a project name
- Point the project location to the just created C Make files
- Select Cmake Driven project
- Click Finish





This will open the project

```
11:13:21 **** Incremental Build of configuration Debug for project hw_world ****
"D:\\intel\\riscfree\\build_tools\\bin\\make.exe" -j all
Consolidate compiler generated dependencies of target hal2_bsp
[ 95%] Built target hal2_bsp
Consolidate compiler generated dependencies of target SW_APP.elf
[ 97%] Built target SW_APP.elf
[ 98%] Built target create-objdump
[100%] Reporting memory available for stack + heap in SW_APP.elf.
SW_APP.elf
* 106.08 KB - Program size (code + initialized data).
* 14.96 KB - Free for stack + heap.
[100%] Built target niosv-stack-report

11:13:23 Build Finished. 0 errors, 0 warnings. (took 1s.936ms)
```



 Click the hammer to build the project

 Note the program size and stack and heap size will be reported






Programmer - C:/hdl_projects_intel/nios_v/nios_v - nios_v - [nios_v.cdf]* _ _ File Edit View Processing Tools Window Help Search Intel FPGA Agilex SI/SoC Dev Kit [USB-1] Mode: JTAG ▼ Progress: 100% (Successful) Enable real-time ISP to allow background programming when available Device Checksum Usercode Program/ Verify Blank- Examine Security Erase ISP IPS File **►**[¶] Start Check output files/nios v.sof AGFB014R24B 3F2A4A22 FFFFFFF **Auto Detect** X Delete Add File... Change File.. Save File Add Device... **1**[™]Up J[™]Down AGFB014R24B 10M16SA TDO

 Use the Quartus Programmer to download the SOF programming file.








- Open the debug configuration and create a new Ashling RISC-V (auto detect) Hardware Debugging
- Select the ELF just built





- On the debug tab select the JTAG frequency of 6MHz
- With the target powered up auto detect the scan change and select the Nios V core

 Leave all other settings unchanged

```
Ashling GDB Server for RISC-V (ash-riscv-gdb-server).
v22.2.2, 31-May-2022, (c)Ashling Microsystems Ltd 2022.
Initializing connection ...
Checking for an active debug connection using the selected debug probe (SN: 1):
Connected to target device "" using USB-Blaster-2 (1) via JTAG at 6MHz.
Info : Active Harts Detected : 1
Info : [0] System architecture : RV32
Info : [0] Number of hardware breakpoints available : 1
Info : [0] Number of program buffers: 8
Info : [0] Number of data registers: 2
Info : [0] Memory Access -> Program buffer
Info : [0] Memory Access -> Abstract access memory
Info : [0] CSR & FP Register Access -> Abstract commands
Waiting for debugger connection on port 56895 for core 0.
Press 'Q' to Quit.
Got a debugger connection from 127.0.0.1 on port 56895.
```



 The terminal should show the JTAG connection and application software downloading





- In the NIOSV Shell open the JTAG UART
 - juart-terminal

```
[niosv-shell] C:\hdl_projects_intel\nios_v\SW_APP\build\Debug> juart-terminal
juart-terminal: connected to hardware target using JTAG UART on cable
juart-terminal: "Agilex SI/SoC Dev Kit [USB-1]", device 1, instance 0
juart-terminal: (Use the IDE stop button or Ctrl-C to terminate)

[crt0.S] Calling alt_main.
[alt_main.c] Entering alt_main, calling alt_irq_init.
[alt_main.c] Done alt_irq_init, calling alt_os_init.
[alt_main.c] Done OS Init, calling alt_sem_create.
[alt_main.c] Calling alt_sys_init.
[alt_main.c] Done alt_sys_init.
[alt_main.c] Redirecting IO.
[alt_main.c] Calling C++ constructors.
[alt_main.c] Calling atexit.
[alt_main.c] Calling main.
```



- The application will be downloaded and paused
- Run the program

```
▼ Image: www.world Debug [Ashling RISC-V (auto-detect) Hardware Debugging]
                                                                        * Copyright (C) 2021 Intel Corporation
 * SPDX-License-Identifier: BSD-3-Clause

▼ M Thread #1 [TAP 2 ( Hart 0)] 1 (Suspended : Breakpoint)

        main() at main.cpp:16 0x338
    ash-riscv-gdb-server.exe
                                                                       #include <stdio.h>
    riscv32-unknown-elf-gdb.exe
                                                                       #include <unistd.h>
                                                                     ⊖ void looper() {
                                                                           for (int i = 0; i < 1000; ++i) {
                                                                                printf("Hello world, this is the Nios V/m cpu checking in %d...\n", i);
                                                                     □int main() {
                                                                            looper();
                                                                           usleep(1000000);
                                                                           printf("Bye world!\n");
                                                                           return 0;
```



Select D:\intel\niosv\bin\niosv-shell.exe - juart-terminal

```
[niosv-shell] C:\hdl projects intel\nios v\SW APP\build\Debug> juart-terminal
juart-terminal: connected to hardware target using JTAG UART on cable
juart-terminal: "Agilex SI/SoC Dev Kit [USB-1]", device 1, instance 0
juart-terminal: (Use the IDE stop button or Ctrl-C to terminate)
[crt0.S] Calling alt main.
[alt main.c] Entering alt main, calling alt irq init.
[alt main.c] Done alt irq init, calling alt os init.
[alt_main.c] Done OS Init, calling alt_sem_create.
[alt main.c] Calling alt sys init.
[alt main.c] Done alt sys init.
[alt main.c] Redirecting IO.
[alt_main.c] Calling C++ constructors.
[alt main.c] Calling atexit.
[alt main.c] Calling main.
Hello world, this is the Nios V/m cpu checking in 0...
Hello world, this is the Nios V/m cpu checking in 1...
Hello world, this is the Nios V/m cpu checking in 2...
Hello world, this is the Nios V/m cpu checking in 3...
Hello world, this is the Nios V/m cpu checking in 4...
Hello world, this is the Nios V/m cpu checking in 5...
Hello world, this is the Nios V/m cpu checking in 6...
Hello world, this is the Nios V/m cpu checking in 7...
Hello world, this is the Nios V/m cpu checking in 8...
Hello world, this is the Nios V/m cpu checking in 9...
Hello world, this is the Nios V/m cpu checking in 10...
Hello world, this is the Nios V/m cpu checking in 11...
Hello world, this is the Nios V/m cpu checking in 12...
Hello world, this is the Nios V/m cpu checking in 13...
Hello world, this is the Nios V/m cpu checking in 14...
```

 Observe the JTAG UART Terminal

Wrap Up



- Introduced the Tools used & Development Flow
- Demonstrated how to build the hardware
- Demonstrated how to create a software app
- Shown the ASW application running on the HW
- Questions?





www.adiuvoengineering.com



adam@adiuvoengineering.com