

Tackling Timing Analysis

Adam@adiuvoengineering.com



Objective

The objective of this session are:

- 1. Introduce the concept of timing closure
- Discuss clocking and clock domain crossing challenges
- 3. Introduce timing constraints
- Demonstrate through a worked example who to achieve a baseline timing closure


What is timing closure



Designing the RTL correctly is just the start. To successfully deploy a design, we need to demonstrate it closes timing.

What is timing closure? Simple answer is when the design meets all timing constraints.

But defining the correct timing constraints and performing the analysis's can be complex and time consuming if not done correctly.



Objective of Timing closure



- All active clock pins are reached by a clock definition.
- All active path endpoints have requirement with respect to a defined clock (setup/hold/recovery/removal).
- All active input ports have an input delay constraint.
- All active output ports have an output delay constraint.
- Timing exceptions are correctly specified.


Timing Success



 Setup/Recovery (max delay analysis): WNS > 0 ns and TNS = 0 ns

Hold/Removal (min delay analysis):
 WHS > 0 ns and THS = 0 ns

 Pulse Width: WPWS > 0 ns and TPWS = 0 ns



Challenge for Most Projects




 Wilson Group FPGA survey runs every 2 years.

 Latest results in 2022 show average number of clocks 3 -4

 Considering use of standards like AXI, AXI Lite etc. it is easy to achieve several clocks

Number of Asynchronous Clock Domain on FPGA Projects






Impacts on project



- 70% of FPGA projects behind schedule
- 84% have a non-trivial bug arise in production
- Second leading cause of issue is timing / clocking related

Causes of FPGA non-trivial bug escapes into production Logic/functional failures consistently the top cause of FPGA non-trivial bug escapes





Clocking



Clocking



FPGA Designs are Synchronous!


Clocks are high fan out, as such dedicated pins are required to be used.


FPGA typically will have multiple clock regions

Each Region contains CLBs, DSP and BRAM

Clock pins are places in IO banks

- UltraScale / UltraScale+ GC pins or global clock pins
- Seven Series CC and GC pins GC global clocks CC restricted to close CR
- Special Clock pins e.g., Byte-Lane Clocks (DBC and QBC)
 typical in memory applications






Clocking Resources



FPGA have a range of clock resources to simply solutions


- 1. Clock Buffers (e.g., bufgctl)
- 2. Clock Management Tiles
 - Mixed Mode Clock Manager (MMCM) & 2 Phase Locked Loops



Clocking Resources



- Bufgctl drive the routing and distribution resources across the entire device.
- Can switch between 2 clocks seamlessly.
- Basis of many structures including
- Bufgce_1, Bufgmux etc.
- Read Seven Series, UltraScale clocking guides





Constraints





What are constraints?

Constraints allow you to relay additional information about your specific design and its implementation to the synthesis and implementation tools.

Constraints can be split into two categories: those used during synthesis and implementation—timing constraints, for instance—and those used exclusively for implementation—pin placement, for example.

The constraints we will use within Vivado are based upon the industrystandard SDC or Synopsis Design Constraints format with additional AMDspecific constraints to specify implementation details. Because this is an AMD specific constraint's file, the file prefix is XDC and not SDC

Constraints




When we declare our constraints, we must do so in the following order:

- Timing constraints The timing relationships required for correct operation
- Timing Exceptions Having first defined the timing relationships, we then define any exceptions to those constraints, if these exceptions exist (e.g., for multi cycle paths). Note that we cannot define an exception unless we first describe what the norm is.
- Implementation constraints Constraints used in the design's placement and routing. These constraints help to achieve the desired results (e.g., pin out and location constraints).



- Clock provides a regular timing reference.
- Key aspects we need to understand are
 - Tsu Set up time, the arrival time of the signal prior to the clock edge.
 - Thd Hold time, the time the signal remains stable after the clock edge.
 - TclkQ -Clock to output, the time it takes following a clock edge for the output to change.





Vivado encompasses three concepts for clocks, which are defined slightly differently:

- Primary Clocks those that enter through an I/O pin
- **Generated Clocks** those which are generated automatically via an internal PLL or by the design (for instance, dividing a clock by two with a flip-flop). With generated clocks, one describes how the master clock (either a prime or other generated clock) modifies the waveform
- Virtual Clocks These are not attached to anything within the design netlist but can be used for I/O timing


Primary and virtual clocks are created using the command:

create_clock -period -name -waveform [source objects]



Common Definitions used in clock constraints

- The launch clock is associated with the source that launches the data.
- The capture clock is associated with the destination flipflop that captures the data. The set-up requirement is the clock's capture edge time minus the launch edge time.
- Note that these clocks can be different—they can have different phases or different clock periods.
- If different launch and capture clocks are used, then the set-up requirement is the smaller of the two when you consider the worst-case relationships between the two clocks.





Hold time is the time that the data must be stable and unchanging after the capture clock edge. The hold time is the greater of the current capture edge minus the next launch edge. If the launch and capture clocks are different, then worst-case timing between clocks becomes an important consideration.

Vivado analyzes both the set-up and hold times and provides the results of these analysis. The resulting report shows the design slack. Positive slack means that the register will not clock in a wrong value or go metastable. Negative slack means metastability is an issue because of a timing violation.



Vivado defines clocks as being within one of three categories:

- **Synchronous Clocks** Synchronous clocks have a predictable timing/phase relationship, which is normally the case for a primary clock and its generated clocks because they share a common root clock and will therefore have a common period.
- Asynchronous Clocks Asynchronous clocks have no predictable timing/phase relationship, which is normally the case for different primary clocks (and the clocks generated from these primary clocks). Asynchronous clocks have different roots.
- Unexpandable Clocks Two clocks are unexpandable if a common period cannot be determined over 1000 clock cycles. If a common clock period cannot be established, then Vivado uses the worst case set-up relationship over the 1000 cycles. However, there is no guarantee that this relationship truly represents the actual worst case. That estimate is just the best that Vivado can do with the information provided.



Clock Domain Crossing



What is a Clock Domain?



Same clock domain if:

Same source and integer multiple frequencies


Different clock domain if:


- Different source
 - Even if frequency specification is the same!
 - All specifications have error bars
- Not integer multiple frequencies, even if same source
- By default, Vivado assumes all clocks are in the same domain Unless you tell it otherwise! Not telling it clock relationships can make a significantly longer implementation times as Vivado tries to close timing which is impossible

Metastability



- One issue which can arise with incorrect domain crossing is metastability
- This can lead to corruption of data or incorrect behaviour
- Occurs when a flip flops set up or hold time is violated





Clock Domain Crossing



Several Techniques which can be used depending upon what needs to be transferred

- Two stage synchroniser Ideal for single bit data
- Grey Code Synchroniser Encodes data bus in grey code and transfer between domains Ideal for counters as input to be converted to grey code can only decrement / increment by one from previous value
- Hand shake synchroniser Transfers data bus between two clock domains using handshake signals
- Pulse synchroniser transfer pulse from one clock domain to another
- Asynchronous FIFO transfers data from one domain to another, useful for high throughput / burst transfers



Clock Domain Crossing

To support reset functionality across clock domains we may need the following synchronisers structures.

- Asynchronous Reset Synchroniser enables asynchronous assertion and synchronous de-assertion.
- Synchronous Reset Synchroniser synchronises a synchronous reset to another clock domain.

CDC in AMD




AMD Parameterised Macros (XPM) – provide CDC structures

Use registers optimised for CDC in the fabric

Registers located close together and have small set up and hold windows

Described within UG953 Libraries Guide

Described within UG 974 UltraScale Architecture Libraries





Timing Closure Approach



Baseline



Objective – Achieve the simplest set of timing constraints

Post Synthesis

- Use Timing wizard to define constraints –
 Skip IO constraints
- Validate with report methodology

Optimize Design + Report Timing Summary

- Resolve WNS
- Validate with report methodology

Place Design + Report Timing Summary

- Resolve WNS
- Resolve Large Hold WHS > -0.5ns

Route Design


- Resolve all timing violations
- Validate with methodology and DRC Checks

Analyzing Timing Violations



As we go through these stages, we need some guidance and pointers

- Before routing, review only violations over 0.5 ns
- After routing, start with the worst violation.



Leverage Reports



Vivado can provide several reports which can be very useful

- Quality of Result Analysis An assessment score that is indicative of how likely your design is to meet performance targets. Also provides flow guidance.
- Quality of Result Suggestions Identifies issues with a design and offers solutions in the form of tool switches, properties that influence tool behavior on cells, and recommends text modifications where it is not possible to automate a solution
- Design Analysis Report Information on timing path characteristics, design interconnect complexity, and congestion

Design Analysis Report



Logic Delay

- Are there many levels of logic?
- Are there any constraints or attributes that prevent logic optimization?
- Does the path include a cell with high logic delay such as block RAM or DSP?
- Is the path requirement too tight for the current path topology?

Net Delay

- Are there any high fanout nets in the path?
- Are the cells assigned to several Pblocks that can be placed far apart?
- Are the cells placed far apart
- Is there a missing pipeline register in a block RAM or DSP cell?

High Skew

- Is it a clock domain crossing path?
- Are the clocks synchronous or asynchronous?
- Is the path crossing I/O columns?




Timing Closure Example



Example Design



Provides UART access to AXI Network using AXI Stream, Protocol Decoding and then AXI Peripherals to complete the design.



Example Design




Based on a **Hackster** project.

Original project ran at 100MHz

For this example, we are going to make it run at 200MHz in an Arty XC7S25 device.

Starting point is synthesising design and then opening the synthesis view.






Create Initial Timing Constraints

Use Timing Constraints Wizard to create the initial constraints

Target Frequency is 200 Mhz


As we are creating baseline skip to the end once completed



Creating timing constraints



Finish the constraints wizard and if you desire examine the timing constraints which have been created in the XDC file.



Report Methodolody



Run Synthesis once this completes.

Run the methodology report.

This report flags an initial problem that the clock signal is not assigned to a global buffer


Reporting Methodology



We need to update the design to include a BUFG for the clocking.

I chose to do this simply in IP integrator. Rather than updating the code.

Rerun synthesis to update design and report methodology again



Optimize Design



Optimize the design using the opt_design command in tcl console

Once completed run the timing report summary. This will indicate there are likely to be timing issues.

Timing constraints are not met.

Remember at this stage routing is estimation

Optimize Design



Run the timing report post optimization this will list several failing nets.

Associated with the Smart Connect and the one of the RTL blocks.

```
Max Delay Paths
                          -0.315ns (required time - arrival time)
                          design 1 i/axi protocol 0/U0/s length reg[6]/C
  Source:
                             (rising edge-triggered cell FDRE clocked by clk in1 0 {rise@0.000ns fall@2.500ns period=5.000ns})
                          design 1 i/axi protocol 0/U0/s buf cnt reg[2]/R
  Destination:
                             (rising edge-triggered cell FDRE clocked by clk in1 0 {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:
                          clk in1 0
                          Setup (Max at Slow Process Corner)
  Path Type:
                          5.000ns (clk in1 0 rise@5.000ns - clk in1 0 rise@0.000ns)
  Requirement:
  Data Path Delay:
                                   (logic 1.145ns (25.011%) route 3.433ns (74.989%))
  Logic Levels:
                           4 (LUT4=2 LUT6=2)
                           -0.145ns (DCD - SCD + CPR)
  Clock Path Skew:
    Destination Clock Delay (DCD):
                                       2.103ns = (7.103 - 5.000)
    Source Clock Delay
                                      2.426ns
                             (SCD):
   Clock Pessimism Removal (CPR):
                                       0.178ns
  Clock Uncertainty:
                          0.035ns ((TSJ<sup>2</sup> + TIJ<sup>2</sup>)<sup>1</sup>/2 + DJ) / 2 + PE
    Total System Jitter
                             (TSJ):
                                       0.071ns
    Total Input Jitter
                                       0.000ns
                             (TIJ):
    Discrete Jitter
                                       0.000ns
                              (DJ):
    Phase Error
                              (PE):
                                       0.000ns
```

How do we address these?



Estimated net delays are close to the best possible placement for all paths.


- •Change the RTL.
- Use different synthesis options.
- •Add timing exceptions such as multicycle paths, if appropriate and safe for the functionality in hardware.

Smart Connect



Selecting a failing path on the smart connect will enable us to see the schematic design - This provides context as to the potential issues.

In this case it can be seen as a long delay and routing between the registers, in two blocks.



Output Register in Smart Connect


Input Register in AXI Bram Control

Smart Connect



Solution in this case is to insert a register slice between the Smart Connect and AXI Bram Controller.


This inserts an additional register in the combinatorial path.








Rerunning the synthesis and timing report will show the errors associated with the Smart Connect have been addressed. However the ones with the associated RTL remain.







Examining the schematic as we did for the Smart Connect we will see the issue is the number of LUTs and the delay between two registers.





Custom RTL Code

```
--read address
                                                                                                                                                                     --read address
           axi_arready : in std_logic;
                                                                                                                                                                     axi_arready : in std_logic;
           --read data
           axi_rdata : in std_logic_vector(G_AXIL_DATA_WIDTH-1 downto 0);
                                                                                                                                                                                 : in std_logic_vector(G_AXIL_DATA_WIDTH-1 downto 0);
           axi rresp
                      : in std logic vector(1 downto 0);
                                                                                                                                                                     axi_rresp
                                                                                                                                                                                 : in std logic vector(1 downto 0);
           axi rvalid : in std logic
                                                                                                                                                                     axi rvalid : in std logic
              );
end entity axi_protocol;
                                                                                                                                                         end entity axi_protocol;
architecture rtl of axi protocol is
                                                                                                                                                          architecture rtl of axi_protocol is
   constant C SINGLE READ
                                    : std logic vector(7 downto 0) := x"05";
                                                                                                                                                             constant C SINGLE READ
                                                                                                                                                                                               : std logic vector(7 downto 0) := x"05";
   constant C SINGLE WRITE
                                    : std_logic_vector(7 downto 0) := x"09";
                                                                                                                                                             constant C SINGLE WRITE
                                                                                                                                                                                              : std_logic_vector(7 downto 0) := x"09":
   constant C NUMB ADDR BYTES
                                    : integer := 4;
                                                                                                                                                             constant C NUMB ADDR BYTES
                                                                                                                                                                                               : integer := 4;
   constant C_NUMB_LENGTH_BYTES
                                    : integer := 1;
                                                                                                                                                             constant C_NUMB_LENGTH_BYTES
                                                                                                                                                                                               : integer := 1;
   constant C NUMB DATA BYTES
                                                                                                                                                             constant C NUMB DATA BYTES
   constant C_NUMB_AXIL_DATA_BYTES
                                    : integer := 4;
                                                                                                                                                             constant C_NUMB_AXIL_DATA_BYTES
                                                                                                                                                                                              : integer := 4;
   constant C NUMB CRC BYTES
                                    : integer := 4;
                                                                                                                                                             constant C NUMB CRC BYTES
                                                                                                                                                                                              : integer := 4;
                                    : integer := 4; -- max number of the above constant for number of bytes
   constant C MAX NUMB BYTES
                                                                                                                                                             constant C MAX NUMB BYTES
                                                                                                                                                                                              : integer := 4: -- max number of the above constant for number of bytes
                                    : std_logic_vector(7 downto 0) := (others => '0');
                                                                                                                                                                                              : std_logic_vector(7 downto 0) := (others => '0');
   constant C_ZERO_PAD
                                                                                                                                                             constant C_ZERO_PAD
   type t_fsm is (idle, address, length, dummy, write_payload, read_payload, crc, write_axil, write_axi, read_axi, read_axil,chk_write_payload);
                                                                                                                                                             type t_fsm is (idle, address, length, dummy, write_payload, read_payload, crc, write_axil, write_axi, read_axil);
   type t_op_fsm is (idle, output, check);
                                                                                                                                                             type t_op_fsm is (idle, output, check);
                                                                                                                                                             type t_array is array (0 to 7) of std_logic_vector(31 downto 0);
   type t_array is array (0 to 7) of std_logic_vector(31 downto 0);
   type axil_read_fsm is (IDLE, START, CHECK_ADDR_RESP, READ_DATA, DONE);
                                                                                                                                                             type axil_read_fsm is (IDLE, START, CHECK_ADDR_RESP, READ_DATA, DONE);
   type axil_write_fsm is (IDLE, START, CHECK_ADDR_RESP, WRITE_DATA, RESP_READY, CHECK_RESP, DONE);
                                                                                                                                                             type axil_write_fsm is (IDLE, START, CHECK_ADDR_RESP, WRITE_DATA, RESP_READY, CHECK_RESP, DONE);
   signal write state : axil write fsm:
                                                                                                                                                             signal write state : axil write fsm:
   signal read_state : axil_read_fsm;
                                                                                                                                                             signal read_state : axil_read_fsm;
   signal s_current_state : t_fsm;
                                                                                                                                                             signal s_current_state : t_fsm;
                                                                                                                                                                                        : std_logic_vector(7 downto 0);
   signal s_command
                              : std_logic_vector(7 downto 0);
                                                                                                                                                             signal s_command
   signal s_address
                              : std logic vector((C_NUMB_ADDR_BYTES * 8)-1 downto 0);
                                                                                                                                                             signal s_address
                                                                                                                                                                                        : std_logic_vector((C_NUMB_ADDR_BYTES * 8)-1 downto 0);
   signal s length
                              : std logic vector(7 downto 0);
                                                                                                                                                             signal s_length
                                                                                                                                                                                        : std_logic_vector(7 downto 0);
                              : std logic vector(7 downto 0);
                                                                                                                                                                                        : std logic vector(7 downto 0);
   signal s length axi
                                                                                                                                                             signal s length axi
                              : unsigned(7 downto 0);
                                                                                                                                                                                        : unsigned(7 downto 0);
   signal s_buf_cnt
                                                                                                                                                             signal s_buf_cnt
                              : integer range 0 to C_MAX_NUMB_BYTES;
                                                                                                                                                                                        : integer range 0 to C_MAX_NUMB_BYTES;
   signal s_byte_pos
                                                                                                                                                             signal s_byte_pos
   signal s_num_bytes
                               : integer range 0 to C_MAX_NUMB_BYTES;
                                                                                                                                                             signal s_num_bytes
                                                                                                                                                                                         : integer range 0 to C_MAX_NUMB_BYTES;
   signal s_s_tready
                                                                                                                                                             signal s_s_tready
                                                                                                                                                                                        : std_logic;
                              : std_logic;
   signal s_write_buffer
                              : t_array :=(others=>(others=>'0'));
                                                                                                                                                             signal s_write_buffer
                                                                                                                                                                                        : t_array :=(others=>(others=>'0'));
   signal s read buffer
                              : t array :=(others=>(others=>'0'));
                                                                                                                                                             signal s read buffer
                                                                                                                                                                                        : t array :=(others=>(others=>'0'));
   signal s_write_buffer_temp : std_logic_vector(31 downto 0);
                                                                                                                                                             signal s_write_buffer_temp : std_logic_vector(31 downto 0);
   signal s_read_buffer_temp : std_logic_vector(31 downto 0);
                                                                                                                                                             signal s_read_buffer_temp
                                                                                                                                                                                        : std_logic_vector(31 downto 0);
   --axil lite data interface
                                                                                                                                                             --axil lite data interface
   signal s_axil_data
                              : std_logic_vector(G_AXIL_DATA_WIDTH-1 downto 0);
                                                                                                                                                             signal s_axil_data
                                                                                                                                                                                        : std_logic_vector(G_AXIL_DATA_WIDTH-1 downto 0);
   signal s_axil_valid
                                                                                                                                                             signal s_axil_valid
                                                                                                                                                                                        : std_logic;
   signal s_axil_idata
                              : std_logic_vector(G_AXIL_DATA_WIDTH-1 downto 0);
                                                                                                                                                             signal s_axil_idata
                                                                                                                                                                                        : std_logic_vector(G_AXIL_DATA_WIDTH-1 downto 0);
   --axi mstream
                                                                                                                                                             --axi mstream
                               : unsigned(7 downto 0);
                                                                                                                                                                                        : unsigned(7 downto 0);
   signal s_opptr
                                                                                                                                                             signal s_opptr
   signal s_start
                               : std_logic;
                                                                                                                                                             signal s_start
                                                                                                                                                                                         : std_logic;
   signal s_op_state
                                                                                                                                                             signal s_op_state
                               : integer range 0 to C_MAX_NUMB_BYTES;
                                                                                                                                                                                         : integer range 0 to C_MAX_NUMB_BYTES;
   signal s_op_byte
                                                                                                                                                             signal s op byte
   signal start_read
                               : std_logic;
                                                                                                                                                             signal start_read
                                                                                                                                                                                          : std_logic;
        Default text
                                                                                                                                                                   Default text
```

Custom RTL



Running the QOR Assessment on the design indicates we might have some challenges with the RTL design as it stands

2. QoR Assessment Details

±							_
Name 	•	•	•	 Available	•	•	
Utilization		 			5.0		Ī
LUT Combined	<2.00	0.00	0	504	I	REVIEW	
Netlist	I	I	1	I			I
* DONT_TOUCH (cells/nets)	0	25	-	_	I	REVIEW	I
* High Fanout Nets driven by FFs/LUTs	5	4.50	-	-	I	REVIEW	I
Clocking	1	I	I	I	5.0	OK	I
Congestion	1	I	I	I	3.0	I	
Predicted Congestion Score] 5] 3	I	I	3.0	REVIEW	I
Timing	1	I	I	I	3.0	I	I
WNS	-0.100	-0.315	-	-	I	REVIEW	I
TNS	-0.100	-1.892	-	-	I	REVIEW	I
+	-+	+	+	·	+	+	+

^{*} Sub-categories with prefix * do not impact score

3. Methodology Check Details

Custom RTL



Issue is between registers s_length and s_buff_cnt

Bytes are received one at a time over the AXIS (UART) 4 bytes needed to do an AXIL 32 write.

As this was modified from our code which supported AXI – the check was included to ensure we can support multiple words.

Three options

- 1. Remove code Valid approach but not good for this demo
- 2. Modify state machine add another state Option I chose
- 3. Define multi cycle path constraint.





Custom RTL Code

```
when write_payload =>
                                                                                                                                                                 if s_buf_cnt = unsigned(s_length) then
                                                                                                                                                                     s_s_tready <= '0';
                                                                                                                                                                     s_current_state <= write_axil;</pre>
                                                                                                                                                                     start_write <= '1';
                                                                                                                                                                     if s_byte_pos = 0 then
        if s_byte_pos = 0 then
           s_s_tready <= '0';
                                                                                                                                                                          s_s_tready <= '0';
            s_byte_pos <= s_num_bytes;
                                                                                                                                                                          s_byte_pos <= s_num_bytes;
                                                                                                                                                                          s_write_buffer(to_integer(s_buf_cnt)) <= s_write_buffer_temp;</pre>
            s_write_buffer(to_integer(s_buf_cnt)) <= s_write_buffer_temp;</pre>
            s_buf_cnt <= s_buf_cnt + 1;
                                                                                                                                                                         s_buf_cnt <= s_buf_cnt + 1;
            s_current_state <= chk_write_payload;</pre>
        elsif (s_axis_tvalid = '1' and s_s_tready = '1') then
                                                                                                                                                                     elsif (s_axis_tvalid = '1' and s_s_tready = '1') then
           s_write_buffer_temp <= s_write_buffer_temp(s_write_buffer_temp'length-8-1 downto 0) & s_axis_tdata;
                                                                                                                                                                         s_write_buffer_temp <= s_write_buffer_temp(s_write_buffer_temp'length-8-1 downto 0) & s_axis_tdata;
            s_byte_pos <= s_byte_pos - 1;
                                                                                                                                                                          s_byte_pos <= s_byte_pos - 1;
                                                                                                                                                                          if s_byte_pos = 1 then
            if s_byte_pos = 1 then
                                                                                                                                                                             s_s_tready <= '0';
               s_s_tready <= '0';
            end if;
                                                                                                                                                                          end if;
        - end if;
    end if;
                                                                                                                                                                     end if:
when chk_write_payload =>
   if s_buf_cnt = unsigned(s_length) then
        s_s_tready <= '0';
        s_current_state <= write_axil;
        start_write <= '1';
       s_byte_pos <= C_NUMB_AXIL_DATA_BYTES;
s_num_bytes <= C_NUMB_AXIL_DATA_BYTES;</pre>
        s_current_state <= write_payload;</pre>
```



Custom RTL Code










Rerun synthesis, optimization of the design and the timing report and we will see the issues resolved

We can now progress to placing the design




Place Design



Running the place design and reporting the timing, we can see with the placement completed there are minor hold violations

However, as these hold violations are low we can see if the router can address them



Route Design



Hold violation addressed, by the router we have a design which now has a baseline.

Using this baseline we can go on to develop the IO constraints are correctly defined.

Name	Slack ^1 L	evels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Logic %	Net %	Requirement	Source Clock	Destination Clock	Exception	Skew	Clock Uncertainty
∨ □ Constrained Page	aths (1)																
✓ □ clk_in1_0 (1)	0)																
→ Path 11	0.260	4	5	35	design_1_i/axi_ba_sm_cs_reg[2]/C	design_1_i/axi_bbrst_zero_reg/D	4.664	1.014	3.650	21.7	78.3	5.000	clk_in1_0	clk_in1_0		-0.024	0.035
→ Path 12	0.696	4	5	12	design_1_i/axi_pawprot_reg[1]/C	design_1_i/axi_sata_reg[101]/CE	3.749	0.947	2.802	25.3	74.7	5.000	clk_in1_0	clk_in1_0		-0.107	0.035
→ Path 13	0.696	4	5	12	design_1_i/axi_pawprot_reg[1]/C	design_1_i/axi_sdata_reg[97]/CE	3.749	0.947	2.802	25.3	74.7	5.000	clk_in1_0	clk_in1_0		-0.107	0.035
→ Path 14	0.696	4	5	12	design_1_i/axi_pawprot_reg[1]/C	design_1_i/axi_sdata_reg[98]/CE	3.749	0.947	2.802	25.3	74.7	5.000	clk_in1_0	clk_in1_0		-0.107	0.035
Ъ Path 15	0.717	3	4	28	design_1_i/axi_prnt_state_reg[0]/C	design_1_i/aximmand_reg[0]/CE	4.018	1.116	2.902	27.8	72.2	5.000	clk_in1_0	clk_in1_0		-0.025	0.035
Դ Path 16	0.717	3	4	28	design_1_i/axi_prnt_state_reg[0]/C	design_1_i/aximmand_reg[7]/CE	4.018	1.116	2.902	27.8	72.2	5.000	clk_in1_0	clk_in1_0		-0.025	0.035
泍 Path 17	0.736	4	5	12	design_1_i/axi_pawprot_reg[1]/C	design_1_i/axi_sata_reg[100]/CE	3.708	0.947	2.761	25.5	74.5	5.000	clk_in1_0	clk_in1_0		-0.107	0.035
Դ Path 18	0.736	4	5	12	design_1_i/axi_pawprot_reg[1]/C	design_1_i/axi_sata_reg[102]/CE	3.708	0.947	2.761	25.5	74.5	5.000	clk_in1_0	clk_in1_0		-0.107	0.035
→ Path 19	0.736	4	5	12	design_1_i/axi_pawprot_reg[1]/C	design_1_i/axi_sata_reg[103]/CE	3.708	0.947	2.761	25.5	74.5	5.000	clk_in1_0	clk_in1_0		-0.107	0.035
→ Path 20	0.736	4	5	12	design_1_i/axi_pawprot_reg[1]/C	design_1_i/axi_sata_reg[104]/CE	3.708	0.947	2.761	25.5	74.5	5.000	clk_in1_0	clk_in1_0		-0.107	0.035

Summary of Example



To achieve a baseline, we have performed the following

- 1. Used Constraint Wizard to define the initial timing constraints
- 2. Corrected methodology violation Insertion of BUFG on clock
- 3. Addressed a timing violation on Smart Interconnect by insertion of register stage.
- Addressed a timing violation on Custom RTL by modifying the RTL
- Allowed the router to address a small hold violation

Key take away most of these timing issues where addressed before we ran the Place and Route elements of the design which are the ones which take considerable time.

Advanced approaches to consider



There are several advanced approaches we can use for timing closure.

- Block Level Synthesis Implement different synthesis options on modules in the design
- Optimize the number of logic levels
- Reduce control sets Clock Enables and resets should be reduced whenever possible
- Optimise High fan out Enable replication and promoting high fan out to global networks

User Guide 949 is a great starting point for advice



Conclusion

- 1. Think about timing from day one of the design
 - a) Plan the clocking and clock networks
- 2. Follow guides such as Ultrafast Design Techniques to get the best possible design to start.
- 3. Establish the baseline timing closure following synthesis
- 4. Leverage the reports



Questions





www.adiuvoengineering.com



info@adiuvoengineering.com