

Creating Multi Processor Solutions

Course Workbook

Table of Contents

About this Workbook	<u>Page 3</u>
Pre-Lab: Workshop Pre-requisites	<u>Page 4</u>
Lab 2: Creating Multi Processor Solutions	<u>Page 7</u>

About this Workbook

The contents of this workbook are created by Aduvo Engineering & Training, Ltd.

If you have any questions about the contents, or need assistance, please contact Adam Taylor at adam@aduvoengineering.com.

Pre-Lab

Creating Multi Processor Solutions

Required Hardware

Ultra96V2

JTAG / USB Pod

Ultra96V2 Power Supply

Downloads and Installations

Step 1 – Download and install the following at least 1 day prior to the workshop. This may take a significant amount of time and drive space.

Watch the video available [here](#) to show how to configure the installation


Vitis 2021.1	Download
--------------	--------------------------

Lab 2

Project creation & Flow


Lab 2: Understanding Vitis Project creation & Flow

Step 1 – Open Vivado 2021.1 – Open the project from session one




Lab 2: Understanding Vitis Project creation & Flow

Step 2 – From File->Project select save as and name it session two



Lab 2: Understanding Vitis Project creation & Flow

Step 3 – From File->Project select save as and name it session two



Lab 2: Understanding Vitis Project creation & Flow

Step 4 – Open the Block Diagram

The screenshot displays the Vivado 2021.1 IDE interface for a Vitis project named 'xilinx_s2'. The left-hand 'Flow Navigator' pane shows the project workflow, with 'Open Block Design' highlighted under the 'IP INTEGRATOR' section. The main workspace is divided into three panes: 'Sources', 'Properties', and 'Project Summary'. The 'Sources' pane lists design sources for 'design_1_wrapper'. The 'Project Summary' pane provides an overview of project settings, including the project name, location, product family (Zynq UltraScale+), and board part (Ultra96-V2 Single Board Computer). The 'Design Runs' table at the bottom shows the status of various design runs, indicating that both synthesis and implementation are complete.

Name	WNS	Constraints	Status	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy	Report State
✓ synth_1 (active)		constrs_1	synth_design Complete!							0	0	0.0	0	0	7/30/21, 8:48 PM	00:00:44	Vivado Synthesis Defaults (Vivado Synthesis 2021)	Vivado Synth
✓ impl_1	5.725	constrs_1	write_bitstream Complete!	0.000	0.008	0.000	0.000	1.972	0	2636	258	4.0	0	0	7/30/21, 8:49 PM	00:02:19	Vivado Implementation Defaults (Vivado Implementation 2021)	Vivado Imple
Out-of-Context Module Runs																		
✓ design_1			Submodule Runs Complete												7/30/21, 8:45 PM	00:02:41		

Lab 2: Understanding Vitis Project creation & Flow

Step 5 – Undock the block diagram, and maximize it

The screenshot shows the Vivado 2021.1 interface with the Vitis project 'design_1' open. The 'BLOCK DESIGN' window is active, displaying a block diagram of a ZYNQ UltraScale+ MPSoC. The diagram includes components like 'zynq_ultra_ps_e_0', 'axi_smc', 'axi_bram_ctrl_0', 'axi_bram_ctrl_0_bram', and 'rst_ps8_0_100M'. The 'Properties' panel is empty, and the 'Tcl Console' shows the successful execution of the 'open_bd_design' command. A red box highlights the 'Maximize' button in the top right corner of the block design window.

Flow Navigator:


- PROJECT MANAGER
 - Settings
 - Add Sources
 - Language Templates
 - IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

Tcl Console:

```
INFO: [IP_Flow 19-7005] Skipping external file c:/hdl_projects/xilinx_s1/design_1_axi_bram_ctrl_0_bram_0.coe
open_bd_design (C:/hdl_projects/xilinx_s2/xilinx_s2.srcs/sources_1/bd/design_1/design_1.bd)
Reading block design file <C:/hdl_projects/xilinx_s2/xilinx_s2.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.3 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Successfully read diagram <design_1> from block design file <C:/hdl_projects/xilinx_s2/xilinx_s2.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1354.438 ; gain = 52.262
```


Lab 2: Understanding Vitis Project creation & Flow

Step 6 – Click on + and in the search bar, type microblaze – double click on the MicroBlaze IP to add it to IP Integrator




Lab 2: Understanding Vitis Project creation & Flow

Step 7 – Click on Run Block Automation (this will help you configure the MicroBlaze), Select Local Memory 32KB, No ECC, No Cache, Debug only, AXI enabled, check Interrupt, Clock 100 MHz click OK




Lab 2: Understanding Vitis Project creation & Flow

Step 8 – Once the automation finishes, click on the + symbol




Lab 2: Understanding Vitis Project creation & Flow

Step 9 – Type in Mailbox, double click and add it to the diagram




Lab 2: Understanding Vitis Project creation & Flow

Step 10 – Click on Run Connection Automation, Check Mailbox. For S0_AXI set master interface to AXI HPM0 FPD on the Processing System




Lab 2: Understanding Vitis Project creation & Flow

Step 11 – Click on S1_AXI and select the master interface to be the MicroBlaze system.




Lab 2: Understanding Vitis Project creation & Flow

Step 12 – Click +




Lab 2: Understanding Vitis Project creation & Flow

Step 13 – Type Concat and double click to add in the concatenation block




Lab 2: Understanding Vitis Project creation & Flow

Step 14 – Connect the Concat Block to the PL_PS_IRQ input




Lab 2: Understanding Vitis Project creation & Flow

Step 15 – Connect the interrupt one output from the mailbox to the concat block just added.




Lab 2: Understanding Vitis Project creation & Flow

Step 16 – Connect the interrupt two output from the mailbox to the concat block for the MicroBlaze.




Lab 2: Understanding Vitis Project creation & Flow

Step 17 – Click on + and type Mutex, double click to add it in to IP integrator.




Lab 2: Understanding Vitis Project creation & Flow

Step 18 – Run the block automation, check the Mutex and for S0_AXI select the AXI HMP0 FPD.




Lab 2: Understanding Vitis Project creation & Flow

Step 19 – Select MicroBlaze for the Master Interface on S1 AXI.




Lab 2: Understanding Vitis Project creation & Flow

Step 20 – Hit the regenerate layout button to create the layout as below




Lab 2

Lab 2




Lab 2: Understanding Vitis Project creation & Flow

Step 22 – The only warning messages should be those seen before



Lab 2: Understanding Vitis Project creation & Flow

Step 23 – Re Dock the IP Integrator window



Lab 2: Understanding Vitis Project creation & Flow


Step 24 – Save the design and then re generate the bit stream

The screenshot shows the Vivado IDE interface for a Vitis project. The left sidebar contains the 'PROJECT MANAGER' and 'IP INTEGRATOR' sections. The 'Generate Bitstream' button is highlighted in the 'PROGRAM AND DEBUG' section. The main window displays a block design diagram of a ZYNQ UltraScale+ MPSoC. The diagram includes components like microblaze_0, microblaze_0_axi_periph, microblaze_0_axi_intc, and microblaze_0_axi_dp. The bottom panel shows the Tcl Console with the following output:

```
validate_bd_design
INFO: [FSDU-1] DP_AUDIO clock source: RBL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change
INFO: [xilnx.com:ip:smartconnect:1.0-1] design_1_axi_smc_0: SmartConnect design_1_axi_smc_0 is in High-performance Mode.
INFO: [Iptctl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI.
INFO: [xilnx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
WARNING: [xilnx.com:ip:axi_intc:4.1-6] /microblaze_0_axi_intc: Property SENSITIVITY = "NULL" for interrupt input 1 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /axi_bram_ctrl_0_bram/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_bram_ctrl_0/S_AXI(0) and /axi_smc/M00_AXI(16)
validate_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1839.402 ; gain = 180.105
```


Lab 2: Understanding Vitis Project creation & Flow

Step 24 – Once the bitstream is complete, export the bit stream with the bit file to the project directory




Lab 2: Understanding Vitis Project creation & Flow

Step 25 – From Tools select launch Vitis IDE




Lab 2: Understanding Vitis Project creation & Flow

Step 26 – From Tools select launch Vitis IDE, create a new workspace inside the project directory.




Lab 2: Understanding Vitis Project creation & Flow

Step 27 – Select Create Application Project




Lab 2: Understanding Vitis Project creation & Flow

Step 28 – Click next



Lab 2: Understanding Vitis Project creation & Flow

Step 29 – Click Select Create a new platform from hardware – select the XSA previously exported



Lab 2: Understanding Vitis Project creation & Flow

Step 30 – Enter a project name and click next – This is for the MicroBlaze

New Application Project

Application Project Details
Specify the application project name and its system project properties

Application project name:

Create a new system project for the application or select an existing one from the workspace

Select a system project
[+ Create new...](#)

System project details

System project name:

Target processor

Select target processor for the Application project.

Processor	Associated applications
microblaze_0	IPC_MB
psu_cortexa53_0	
psu_cortexa53_1	
psu_cortexa53_2	
psu_cortexa53_3	
psu_cortexr5_0	
psu_cortexr5_1	
psu_pmu_0	
psu_cortexa53 SMP	

Show all processors in the hardware specification ☒

[? < Back](#) [Next >](#) [Finish](#) [Cancel](#)


Lab 2: Understanding Vitis Project creation & Flow

Step 31 – Click on Next

The screenshot shows the 'New Application Project' wizard window. The title bar says 'New Application Project'. The main heading is 'Domain' with the instruction 'Select a domain for your project or create a new domain'. Below this, it says 'Select the domain that the application would link to or create a new domain' and a note: 'Note: New domain created by this wizard will have all the requirements of the application template selected in the next step'. On the left, there is a 'Select a domain' button and a '+ Create new...' button. On the right, under 'Domain details', there are input fields for 'Name' (standalone_microblaze_0), 'Display Name' (standalone_microblaze_0), 'Operating System' (standalone), 'Processor' (microblaze_0), and 'Architecture' (32-bit). At the bottom, there are navigation buttons: '< Back', 'Next >', 'Finish', and 'Cancel'. The 'Next >' button is highlighted with a red rectangle.


Lab 2: Understanding Vitis Project creation & Flow

Step 32 – Select Empty Application




Lab 2: Understanding Vitis Project creation & Flow

Step 33 – From File select new application project and click next



Lab 2: Understanding Vitis Project creation & Flow

Step 34 – Select the current platform and click next



Lab 2: Understanding Vitis Project creation & Flow

Step 35 – Select the IPC System, ensure show all processors is selected, select processor A53_0 and enter a name IPC_ARM

New Application Project

Application Project Details
Specify the application project name and its system project properties

Application project name:

System Project
Create a new system project for the application or select an existing one from the workspace

Select a system project

System project details
System project name:

Target processor
Select target processor for the Application project.

Processor	Associated applications
microblaze_0	IPC_MB
psu_cortexa53_0	IPC_ARM
psu_cortexa53_1	
psu_cortexa53_2	
psu_cortexa53_3	
psu_cortexr5_0	
psu_cortexr5_1	
psu_pmu_0	
psu_cortexa53 SMP	

Show all processors in the hardware specification ☒

< Back **Next >** Finish Cancel

Lab 2: Understanding Vitis Project creation & Flow

Step 36 – Click on Next

The screenshot shows the 'New Application Project' wizard in Vitis, specifically the 'Domain' step. The window title is 'New Application Project'. The 'Domain' section has a subtitle 'Select a domain for your project or create a new domain'. Below this, it says 'Select the domain that the application would link to or create a new domain' and includes a note: 'Note: New domain created by this wizard will have all the requirements of the application template selected in the next step'.


On the left, there is a 'Select a domain' section with a '+ Create new...' button. On the right, the 'Domain details' section contains the following fields:

- Name: standalone_psu_cortexa53_0
- Display Name: standalone_psu_cortexa53_0
- Operating System: standalone (dropdown)
- Processor: psu_cortexa53_0
- Architecture: 64-bit (dropdown)

At the bottom of the wizard, there are four buttons: '< Back', 'Next >', 'Finish', and 'Cancel'. The 'Next >' button is highlighted with a red rectangular box.


Lab 2: Understanding Vitis Project creation & Flow

Step 37 – Select the Hello World template and click finish




Lab 2: Understanding Vitis Project creation & Flow

Step 38 – You should now see two application projects along with the platform




Lab 2: Understanding Vitis Project creation & Flow

Step 39 – Click on the MB project SRC directory, right click and select new File.




Lab 2: Understanding Vitis Project creation & Flow

Step 40 – Enter a name for the file




Lab 2: Understanding Vitis Project creation & Flow

Step 41 – Open the newly created file




Lab 2: Understanding Vitis Project creation & Flow

Step 42 – Copy the MB application, into the file and save the file.




Lab 2: Understanding Vitis Project creation & Flow

Step 43 – Open the IPC_ARM hello world file and select and delete the entire contents




Lab 2: Understanding Vitis Project creation & Flow

Step 45 – Open the Platform.spr file, select BSP for the A53 click Modify BSP Settings




Lab 2: Understanding Vitis Project creation & Flow

Step 46 – On the Standalone tab change the stdin/stdout to PUS_UART 1




Lab 2: Understanding Vitis Project creation & Flow

Step 47 – From the debug icon, click on the arrow and select debug configuration




Lab 2: Understanding Vitis Project creation & Flow

Step 48 – Select System Project Debug and new




Lab 2: Understanding Vitis Project creation & Flow

Step 49 – Click on Target Set up – This should be auto populated. Notice the PS is configured, followed by the PL before both applications are downloaded. Click Debug



Lab 2: Understanding Vitis Project creation & Flow

Step 50 – Both applications will download and pause execution, click on the APU and hit run to start it



Lab 2: Understanding Vitis Project creation & Flow

Step 51 – Select the MB application and start that executing

The screenshot displays the Vitis IDE interface with the following components:

- Debug Console:** Shows the MicroBlaze Debug Module at USER2. The MicroBlaze #0 (Breakpoint: main) is selected, with the breakpoint at line 24 of main.c. The status is "Running".
- Source Editor:** Displays the main.c file with the following code:


```
1 #include "xparameters.h"
2 #include "xmbbox.h"
3 #include "xstatus.h"
4 #include "string.h"
5 #include "xmutex.h"
6
7 #define MUTEX_DEVICE_ID XPAR_MUTEX_0_IF_1_DEVICE_ID
8 #define MUTEX_NUM 0
9
10 int toggle;//used to toggle the LED
11 #define LED_DELAY 1000000
12
13 int main()
14 {
15     XMbox Mbox;
16     XMbox_Config *ConfigPtr;
17     XMutex Mux;
18     XMutex_Config *MTConfigPtr;
19     int Status;
20     u32 NumBytes;
21     u32 Sent;
22
23     char *hello = "MicroBlaze Starting Up ";
24     char *ledon = "LED On ";
25     char *ledoff = "LED Off ";
26
27     ConfigPtr = XMbox_LookupConfig(XPAR_MBOX_0_DEVICE_ID );
28     Status = XMbox_CfgInitialize(&Mbox, ConfigPtr, ConfigPtr->BaseAddress);
29
30     MTConfigPtr = XMutex_LookupConfig(MUTEX_DEVICE_ID);
31     XMutex_CfgInitialize(&Mux, MTConfigPtr, MTConfigPtr->BaseAddress);
32     XMbox_WriteBlocking(&Mbox, (u32*)((u8*)hello), strlen(hello));
33
34     while(1){
35         XMbox_WriteBlocking(&Mbox, (u32*)((u8*)ledon), strlen(ledon));
36         XMutex_Lock(&Mux, MUTEX_NUM);
37         usleep(LED_DELAY);
38         XMutex_Unlock(&Mux, MUTEX_NUM);
39         XMbox_WriteBlocking(&Mbox, (u32*)((u8*)ledoff), strlen(ledoff));
40         usleep(LED_DELAY);
41     }
42 }
```
- Variables:** Shows the following variables:

Name	Type	Value
Mbox	XMbox	{Config={DeviceId=0..
ConfigPtr	XMbox_Config *	0x00000000
Mux	XMutex	{Config={DeviceId=0..
MTConfigPtr	XMutex_Config *	{DeviceId=0x4f48, B..
Status	int	0
NumBytes	u32	N/A
Sent	u32	N/A
hello	char *	0x00000000
ledon	char *	0x00000000
- Memory:** Shows the memory address 0x00000000.
- Console:** Shows the Vitis Serial Terminal output:

```
TCF Debug Virtual Terminal - Cortex-A53 #3
Info: MicroBlaze #0 (target 5) Running
Info: Cortex-A53 #0 (target 11) Running
Info: Cortex-A53 #0 (target 11) Stopped at 0xd00 (Breakpo
main() at ../src/helloworld.c: 28
28: init_platform();
xsct$ Info: MicroBlaze #0 (target 5) Stopped at 0x7a8 (Br
main() at ../src/main.c: 24
24: char *hello = "MicroBlaze Starting Up ";
xsct$
```

Lab 2: Understanding Vitis Project creation & Flow

Step 52 – In a terminal window (114200, 1N8) you should see messages from the MB and ARM



The screenshot shows a terminal window titled "COM24 - Tera Term VT". The menu bar includes File, Edit, Setup, Control, Window, and Help. The terminal output displays the following messages:

```
Xilinx Training MERG / SERG
Rcvd the message -->

    --[MicroBlaze Starting Up ]--

Mutex Locked
Rcvd the message -->

    --[LED On ]--

Mutex Unlocked
Rcvd the message -->

    --[LED Off ]--

Mutex Locked
Rcvd the message -->

    --[LED On ]--

Mutex Unlocked
Rcvd the message -->

    --[LED Off ]--
```