Creating Your First Ultra96V2 Application

Course Workbook

Table of Contents

About this Workbook

The contents of this workbook are created by Adiuvo Engineering & Training, Ltd.

If you have any questions about the contents, or need assistance, please contact Adam Taylor at adam@adiuvoengineering.com.

Pre-Lab

Workshop Pre-requisites

Required Hardware

Ultra96V2

JTAG / USB Pod

Ultra96V2 Power Supply

Downloads and Installations

Step 1 – Download and install the following at least 1 day prior to the workshop. This may take a significant amount of time and drive space.

Watch the video available here to show how to configure the installation

Vitis 2021.1	Download

Lab 1

Project creation & Flow

Lab 1: Understanding Vitis Project creation & Flow

Step 1 – Open Vivado 2021.1 – Click Create New Project



Lab 1: Understanding Vitis Project creation & Flow

Step 2 – Click Next



Lab 1: Understanding Vitis Project creation & Flow

Step 3 – Enter a project name and location to save the project, click next



Lab 1: Understanding Vitis Project creation & Flow

Step 3 – Select RTL project and check do not include sources, click next



Lab 1: Understanding Vitis Project creation & Flow

Step 4 – Select Vendor Avnet and Ultra96V2, click next



Lab 1: Understanding Vitis Project creation & Flow

Step 5 – Click Finish



Lab 1: Understanding Vitis Project creation & Flow

Step 6 – Click on Create Block Diagram – This will open IP editor



Lab 1: Understanding Vitis Project creation & Flow

Step 7 – Leave the settings as default and click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 8 – Click on the + button to open the IP list



Lab 1: Understanding Vitis Project creation & Flow

Step 9 – In the search bar, type Ultra and select the Zynq UltraScale+ MPSoC block. Double click on this to insert the IP block.



Lab 1: Understanding Vitis Project creation & Flow

Step 10 – Select Run Block Automation – This will configure the Processing System for the ULTRA96V2 setting e.g. DDR timing, Clocking etc.



Lab 1: Understanding Vitis Project creation & Flow

Step 11 – Click on the OK button, the automation will run and configure the processing block for the Ultra96V2.



Lab 1: Understanding Vitis Project creation & Flow

Step 12 – Click on the + Symbol



Lab 1: Understanding Vitis Project creation & Flow

Step 13 – Type in BRAM and double click on AXI BRAM Controller to add the IP



Lab 1: Understanding Vitis Project creation & Flow

Step 14 – Double click on the AXI BRAM Controller



Lab 1: Understanding Vitis Project creation & Flow

Step 15 – Change the Number of BRAM Interfaces to 1, click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 16 – Click on Run Connection Automation



Lab 1: Understanding Vitis Project creation & Flow

Step 17 – Check all the boxes, click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 18 – Click on the Regenerate Layout – This will mage the diagram more logical



Lab 1: Understanding Vitis Project creation & Flow

Step 19 – Double Click on the BRAM Block



Lab 1: Understanding Vitis Project creation & Flow

Step 20 – Change the mode to Standalone, make sure check use 32 bit addressing is set



Lab 1: Understanding Vitis Project creation & Flow

Step 21 – Check load Init File, click on edit and when prompted check create



Lab 1: Understanding Vitis Project creation & Flow

Step 22 – Click Yes



Lab 1: Understanding Vitis Project creation & Flow

Step 23 – Select a location inside the project to save the file and select OK



Lab 1: Understanding Vitis Project creation & Flow

Step 24 – Enter the following

Memory Initialization Radix = 16
Memory Initialization Vector = 4841434b, 53544552, 20554c54, 52413936, 20545554, 4f524941, 0000004c,

Click Save, then Validate before closing



Lab 1: Understanding Vitis Project creation & Flow

Step 25 – Click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 26 – Connect MAXIHPM0_FPD_ACLK to MAXIHPM1_FPD_ACLK



Lab 1: Understanding Vitis Project creation & Flow

Step 27 – Click on Validate the design



Lab 1: Understanding Vitis Project creation & Flow

Step 28 – Click On OK the warning is due to the change from AXI BRAM control



Lab 1: Understanding Vitis Project creation & Flow

Step 29 – In the sources tab, right click on the block diagram and select create HDL Wrapper



Lab 1: Understanding Vitis Project creation & Flow

Step 30 – leave the options as set and let Vivado manage the wrapper, click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 31 – Click on Generate Bit Stream



Lab 1: Understanding Vitis Project creation & Flow

Step 32 – Wait until the bit stream is complete



Lab 1: Understanding Vitis Project creation & Flow

Step 33 – From the File Menu select Export->Export Hardware



Lab 1: Understanding Vitis Project creation & Flow

Step 34 – Click on Next



Lab 1: Understanding Vitis Project creation & Flow

Step 35 – Ensure Include Bitstream is selected and click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 36 – Leave the defaults as is and click on Next



Lab 1: Understanding Vitis Project creation & Flow

Step 37 – Click Finish



Lab 1: Understanding Vitis Project creation & Flow

Step 38 – From the Tools menu select Launch Vitis IDE



Lab 1: Understanding Vitis Project creation & Flow

Step 39 – At the dialog, create a new folder in your project directory and select launch



Lab 1: Understanding Vitis Project creation & Flow

Step 40 – Click on Create Application Project



Lab 1: Understanding Vitis Project creation & Flow

Step 41 – Click on next



Lab 1: Understanding Vitis Project creation & Flow

Step 42 – Click on Create a New Platform from Hardware (XSA) and select browse



Lab 1: Understanding Vitis Project creation & Flow

Step 43 – Select the exported XSA and Click Open



Lab 1: Understanding Vitis Project creation & Flow

Step 44 – Click on OK



Lab 1: Understanding Vitis Project creation & Flow

Step 45 – Enter a project name and select Next



Lab 1: Understanding Vitis Project creation & Flow

Step 46 – Click Next



Lab 1: Understanding Vitis Project creation & Flow

Step 47 - Select Hello World and click finish



Lab 1: Understanding Vitis Project creation & Flow

Step 48 - From the application / src folder double click and open the helloworld.c



Lab 1: Understanding Vitis Project creation & Flow

Step 49 - Click CNTRL-A to select all the code in the file and delete it



Lab 1: Understanding Vitis Project creation & Flow

Step 50 - Copy and paste in the code from the Github repo session one lab



Lab 1: Understanding Vitis Project creation & Flow

Step 51 - Click on the Hammer to Build the project



Lab 1: Understanding Vitis Project creation & Flow

Step 52 - It will take a few minutes to compile. Successful completion will show as below



Lab 1: Understanding Vitis Project creation & Flow

Step 53 - Connect the JTAG Pod to the Ultra96V2, connect the USB and Power Cable. Check the book Mode is JTAG. Power on the board.



Lab 1: Understanding Vitis Project creation & Flow

Step 54 - From the assistant view, right click on debug and select debug-> launch on Hardware. This will configure the Ultra96V2, download the PL and the application.



Lab 1: Understanding Vitis Project creation & Flow

Step 55 - The application will pause at the first instruction on the Ultra96V2. Click the Run Arrow and check the lights on the Ultra96V2.



Lab 1: Understanding Vitis Project creation & Flow

Step 56 - Check the LEDs if the secret code is read from the BRAM the LEDS will flash on and off alternatively. If the word fails all four LEDs will flash on and off together.