

Creating Your First Ultra96V2 Application

Course Workbook

Table of Contents

About this Workbook	<u>Page 3</u>
Pre-Lab: Workshop Pre-requisites	<u>Page 4</u>
Lab 1: Understanding Project creation & Flow	<u>Page 7</u>

About this Workbook

The contents of this workbook are created by Aduvo Engineering & Training, Ltd.

If you have any questions about the contents, or need assistance, please contact Adam Taylor at adam@aduvoengineering.com.

Pre-Lab

Workshop Pre-requisites

Required Hardware

Ultra96V2

JTAG / USB Pod

Ultra96V2 Power Supply

Downloads and Installations

Step 1 – Download and install the following at least 1 day prior to the workshop. This may take a significant amount of time and drive space.

Watch the video available [here](#) to show how to configure the installation


Vitis 2021.1	Download
--------------	--------------------------

Lab 1

Project creation & Flow


Lab 1: Understanding Vitis Project creation & Flow

Step 1 – Open Vivado 2021.1 – Click Create New Project




Lab 1: Understanding Vitis Project creation & Flow

Step 2 – Click Next



Lab 1: Understanding Vitis Project creation & Flow

Step 3 – Enter a project name and location to save the project, click next



New Project

Project Name
Enter a name for your project and specify a directory where the project data files will be stored.

Project name: xilinx_s1

Project location: C:/hdl_projects


☒ Create project subdirectory

Project will be created at: C:/hdl_projects/xilinx_s1

? < Back Next > Finish Cancel

Lab 1: Understanding Vitis Project creation & Flow

Step 3 – Select RTL project and check do not include sources, click next



New Project

Project Type
Specify the type of project to create.

☒ **RTL Project**
You will be able to add sources, create block designs in IP Integrator, generate IP, run RTL analysis, synthesis, implementation, design planning and analysis.
☒ Do not specify sources at this time
☐ Project is an extensible Vitis platform

☐ **Post-synthesis Project**
You will be able to add sources, view device resources, run design analysis, planning and implementation.
☐ Do not specify sources at this time

☐ **I/O Planning Project**
Do not specify design sources. You will be able to view part/package resources.

☐ **Imported Project**
Create a Vivado project from a Synplify, XST or ISE Project File.

☐ **Example Project**
Create a new Vivado project from a predefined template.

? < Back **Next >** Finish Cancel

Lab 1: Understanding Vitis Project creation & Flow

Step 4 – Select Vendor Avnet and Ultra96V2, click next

New Project

Default Part
Choose a default Xilinx part or board for your project.




Parts | **Boards**

To fetch the latest available boards from git repository, click on 'Refresh' button. [Dismiss](#)

[Reset All Filters](#)

Vendor: Name: Board Rev:

Search:


Display Name	Preview	Status	Vendor	File Version	Part	I/O Pin Count	Board
Ultra96-V1 Single Board Computer		Installed	avnet.com	1.2	xczu3eg-sbva484-1-e	484	Rev 1
Ultra96-V2 Single Board Computer		Installed	avnet.com	1.2	xczu3eg-sbva484-1-i	484	Rev 2
Avnet UltraZed-7EV Carrier Card		Installed	avnet.com	1.3	xczu7ev-10v6900-1-i	900	1.0

[Refresh](#) Catalog was last updated on 07/22/2021 3:55:34 PM

[?>](#) [< Back](#) [Next >](#) [Finish](#) [Cancel](#)


Lab 1: Understanding Vitis Project creation & Flow

Step 5 – Click Finish




Lab 1: Understanding Vitis Project creation & Flow

Step 6 – Click on Create Block Diagram – This will open IP editor




Lab 1: Understanding Vitis Project creation & Flow

Step 7 – Leave the settings as default and click OK




Lab 1: Understanding Vitis Project creation & Flow

Step 8 – Click on the + button to open the IP list




Lab 1: Understanding Vitis Project creation & Flow

Step 9 – In the search bar, type Ultra and select the Zynq UltraScale+ MPSoC block. Double click on this to insert the IP block.




Lab 1: Understanding Vitis Project creation & Flow

Step 10 – Select Run Block Automation – This will configure the Processing System for the ULTRA96V2 setting e.g. DDR timing, Clocking etc.




Lab 1: Understanding Vitis Project creation & Flow

Step 11 – Click on the OK button, the automation will run and configure the processing block for the Ultra96V2.




Lab 1: Understanding Vitis Project creation & Flow

Step 12 – Click on the + Symbol




Lab 1: Understanding Vitis Project creation & Flow

Step 13 – Type in BRAM and double click on AXI BRAM Controller to add the IP




Lab 1: Understanding Vitis Project creation & Flow

Step 14 – Double click on the AXI BRAM Controller




Lab 1: Understanding Vitis Project creation & Flow

Step 15 – Change the Number of BRAM Interfaces to 1, click OK




Lab 1: Understanding Vitis Project creation & Flow

Step 16 – Click on Run Connection Automation




Lab 1: Understanding Vitis Project creation & Flow

Step 17 – Check all the boxes, click OK




Lab 1: Understanding Vitis Project creation & Flow

Step 18 – Click on the Regenerate Layout – This will make the diagram more logical




Lab 1: Understanding Vitis Project creation & Flow

Step 19 – Double Click on the BRAM Block




Lab 1: Understanding Vitis Project creation & Flow

Step 20 – Change the mode to Standalone, make sure check use 32 bit addressing is set




Lab 1: Understanding Vitis Project creation & Flow

Step 21 – Check load Init File, click on edit and when prompted check create




Lab 1: Understanding Vitis Project creation & Flow

Step 22 – Click Yes



Lab 1: Understanding Vitis Project creation & Flow

Step 23 – Select a location inside the project to save the file and select OK




Lab 1: Understanding Vitis Project creation & Flow

Step 24 – Enter the following

Memory Initialization Radix = 16


Memory Initialization Vector = 4841434b, 53544552, 20554c54, 52413936, 20545554, 4f524941, 0000004c,

Click Save, then Validate before closing




Lab 1: Understanding Vitis Project creation & Flow

Step 25 – Click OK




Lab 1: Understanding Vitis Project creation & Flow

Step 26 – Connect MAXIHPM0_FPD_ACLK to MAXIHPM1_FPD_ACLK




Lab 1: Understanding Vitis Project creation & Flow

Step 27 – Click on Validate the design




Lab 1: Understanding Vitis Project creation & Flow

Step 28 – Click On OK the warning is due to the change from AXI BRAM control




Lab 1: Understanding Vitis Project creation & Flow

Step 29 – In the sources tab, right click on the block diagram and select create HDL Wrapper




Lab 1: Understanding Vitis Project creation & Flow

Step 30 – leave the options as set and let Vivado manage the wrapper, click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 31 – Click on Generate Bit Stream



Lab 1: Understanding Vitis Project creation & Flow

Step 32 – Wait until the bit stream is complete

The screenshot displays the Vivado 2021.1 IDE interface for a project named 'xilnx_s1'. The top status bar indicates 'write_bitstream Complete' with a green checkmark, highlighted by a red rectangle. The left sidebar shows the 'PROJECT MANAGER' and 'IP INTEGRATOR' tabs. The 'IP INTEGRATOR' tab is active, showing a block design diagram of a ZYNQ UltraScale+ MPSoC. The diagram includes components like 'zynq_ultra_ps_e_0', 'axi_smc', 'axi_bram_ctrl_0', and 'axi_bram_ctrl_0_bram'. The 'Sources' panel on the left lists design sources, constraints, simulation sources, and utility sources. The 'Source File Properties' panel shows the location and type of the source file 'design_1.bd'. The 'Tcl Console' at the bottom displays the output of the 'run' command, including the path to the bitstream file and the completion time.

write_bitstream Complete ✓

Default Layout

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Sources

- Design Sources (2)
- design_1_wrapper (STRUCTURE) (design_1_wrapper.vhd)
- Coefficient Files (1)
- Constraints
- Simulation Sources (2)
- sim_1 (2)
- Utility Sources

Hierarchy

Source File Properties

design_1.bd

- Enabled
- Location: C:/hdl_projects/xilnx_s1/xilnx_s1.srcs/sources_1/bd
- Type: Block Designs
- Part: xczu3eg-sbva484-1-i

General

Tcl Console


Run output will be captured here:

```
design_1_rst_ps8_0_100M_0_synth_1: C:/hdl_projects/xilnx_s1/xilnx_s1.runs/design_1_rst_ps8_0_100M_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_bram_0_synth_1: C:/hdl_projects/xilnx_s1/xilnx_s1.runs/design_1_axi_bram_ctrl_0_bram_0_synth_1/runme.log
design_1_axi_bram_ctrl_0_synth_1: C:/hdl_projects/xilnx_s1/xilnx_s1.runs/design_1_axi_bram_ctrl_0_synth_1/runme.log
design_1_axi_smc_0_synth_1: C:/hdl_projects/xilnx_s1/xilnx_s1.runs/design_1_axi_smc_0_synth_1/runme.log
design_1_synq_ultra_ps_e_0_0_synth_1: C:/hdl_projects/xilnx_s1/xilnx_s1.runs/design_1_synq_ultra_ps_e_0_0_synth_1/runme.log
synth_1: C:/hdl_projects/xilnx_s1/xilnx_s1.runs/synth_1/runme.log
[Fri Jul 30 20:45:12 2021] Launched impl_1...
Run output will be captured here: C:/hdl_projects/xilnx_s1/xilnx_s1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1914.613 ; gain = 0.871
```

Type a Tcl command here


Lab 1: Understanding Vitis Project creation & Flow

Step 33 – From the File Menu select Export->Export Hardware




Lab 1: Understanding Vitis Project creation & Flow

Step 34 – Click on Next




Lab 1: Understanding Vitis Project creation & Flow

Step 35 – Ensure Include Bitstream is selected and click OK



Lab 1: Understanding Vitis Project creation & Flow

Step 36 – Leave the defaults as is and click on Next



The image shows a screenshot of the 'Export Hardware Platform' dialog box in a software application. The dialog has a title bar with a yellow logo and a close button. Below the title bar, there is a section titled 'Files' with a subtitle: 'Enter the name of your hardware platform file, and the directory where the XSA file will be stored.' The main area of the dialog contains two input fields. The first field is labeled 'XSA file name:' and contains the text 'design_1_wrapper'. The second field is labeled 'Export to:' and contains the text 'C:/hdl_projects/xilinx_s1'. To the right of the 'Export to:' field is a button with three dots. Below these fields, a line of text states: 'The XSA will be written to: C:\hdl_projects\xilinx_s1\design_1_wrapper.xsa'. At the bottom of the dialog, there are four buttons: '< Back', 'Next >', 'Finish', and 'Cancel'. The 'Next >' button is highlighted with a red rectangle.

Export Hardware Platform

Files

Enter the name of your hardware platform file, and the directory where the XSA file will be stored.

XSA file name: design_1_wrapper


Export to: C:/hdl_projects/xilinx_s1

The XSA will be written to: C:\hdl_projects\xilinx_s1\design_1_wrapper.xsa

< Back Next > Finish Cancel


Lab 1: Understanding Vitis Project creation & Flow

Step 37 – Click Finish




Lab 1: Understanding Vitis Project creation & Flow

Step 38 – From the Tools menu select Launch Vitis IDE




Lab 1: Understanding Vitis Project creation & Flow

Step 39 – At the dialog, create a new folder in your project directory and select launch




Lab 1: Understanding Vitis Project creation & Flow

Step 40 – Click on Create Application Project




Lab 1: Understanding Vitis Project creation & Flow

Step 41 – Click on next




Lab 1: Understanding Vitis Project creation & Flow

Step 42 – Click on Create a New Platform from Hardware (XSA) and select browse




Lab 1: Understanding Vitis Project creation & Flow

Step 43 – Select the exported XSA and Click Open



Lab 1: Understanding Vitis Project creation & Flow

Step 44 – Click on OK



Lab 1: Understanding Vitis Project creation & Flow

Step 45 – Enter a project name and select Next

New Application Project

Application Project Details
Specify the application project name and its system project properties

Application project name:

System Project
Create a new system project for the application or select an existing one from the workspace

Select a system project
[+ Create new...](#)

System project details

System project name:

Target processor

Select target processor for the Application project.

Processor	Associated applications
psu_cortexa53_0	Ultra96v2
psu_cortexa53_1	
psu_cortexa53_2	
psu_cortexa53_3	
psu_cortexr5_0	
psu_cortexr5_1	
psu_pmu_0	
psu_cortexa53 SMP	

Show all processors in the hardware specification ☒

[? < Back](#) [Next >](#) [Finish](#) [Cancel](#)

Lab 1: Understanding Vitis Project creation & Flow

Step 46 – Click Next

The screenshot shows the 'New Application Project' wizard in Vitis, specifically the 'Domain' step. The window title is 'New Application Project'. The 'Domain' section has a subtitle 'Select a domain for your project or create a new domain'. Below this, it says 'Select the domain that the application would link to or create a new domain' and includes a note: 'Note: New domain created by this wizard will have all the requirements of the application template selected in the next step'.


On the left, there is a 'Select a domain' section with a '+ Create new...' button. On the right, the 'Domain details' section contains the following fields:

- Name: standalone_psu_cortexa53_0
- Display Name: standalone_psu_cortexa53_0
- Operating System: standalone (dropdown)
- Processor: psu_cortexa53_0
- Architecture: 64-bit (dropdown)

At the bottom of the wizard, there are four buttons: '< Back', 'Next >', 'Finish', and 'Cancel'. The 'Next >' button is highlighted with a red rectangular box.


Lab 1: Understanding Vitis Project creation & Flow

Step 47 - Select Hello World and click finish




Lab 1: Understanding Vitis Project creation & Flow

Step 48 - From the application / src folder double click and open the helloworld.c




Lab 1: Understanding Vitis Project creation & Flow

Step 49 - Click CNTRL-A to select all the code in the file and delete it




Lab 1: Understanding Vitis Project creation & Flow

Step 50 - Copy and paste in the code from the Github repo session one lab




Lab 1: Understanding Vitis Project creation & Flow

Step 51 - Click on the Hammer to Build the project




Lab 1: Understanding Vitis Project creation & Flow

Step 52 - It will take a few minutes to compile. Successful completion will show as below




Lab 1: Understanding Vitis Project creation & Flow

Step 53 - Connect the JTAG Pod to the Ultra96V2, connect the USB and Power Cable. Check the boot Mode is JTAG. Power on the board.




Lab 1: Understanding Vitis Project creation & Flow

Step 54 - From the assistant view, right click on debug and select debug-> launch on Hardware. This will configure the Ultra96V2, download the PL and the application.



Lab 1: Understanding Vitis Project creation & Flow

Step 55 - The application will pause at the first instruction on the Ultra96V2. Click the Run Arrow and check the lights on the Ultra96V2.



Lab 1: Understanding Vitis Project creation & Flow

Step 56 - Check the LEDs if the secret code is read from the BRAM the LEDs will flash on and off alternatively. If the word fails all four LEDs will flash on and off together.

