

All About HLS

Adam@AdiuvoEngineering.com



What is HLS

High Level Synthesis (HLS) enables generation of RTL modules from higher level language such as C, C++, OpenCL


Of course, SW engineers still consider these low-level languages.

HLS offers several benefits for the development of Signal / Data / Image processing algorithms

```
error = set_point - sample;

p = error * KP;
i = i_prev + (error * ts * KI);
d = KD * ((error - error_prev) / ts);

op = p+i+d;
error_prev = error;
if (op > pmax) {
   i_prev = i_prev;
   op = pmax;
}else{
   i_prev = i;
}
return op;
}
```






HLS Benefits

Developing in Higher Level language enables a faster iteration time.

- Development Time decreased as untimed language – No RTL / Behavioral level
- Increased level of abstraction accelerates development
- Verification time is reduced as untimed Simulation






Creating HLS Solutions

Software written for CPUs and software written for FPGAs is fundamentally different

- Not all C constructs can be synthesised
- Learn about synthesizable C/C++ coding styles.
- Need to focus on correct micro architecture
 - 1. Understand the producers and consumers
 - 2. Decompose the algorithm into small section which interconnect
 - Understand throughput required for each element to achieve overall performance goals
- 4. Learn how to interpret the design reports



HLS Flow





Untimed to Timed

Scheduling


 Determines which operations occur during each clock cycle

Binding

 Determines which hardware resource implements each scheduled operation

Control logic extraction

 Extracts the control logic to create a finite state machine (FSM) that sequences the operations in the RTL design






Clock Definition

Clock frequency & selected device used to determine timing of operations – Scheduling Phase

Uncertainty leaves time for final component placement and net routing

If left blank 27% is used





Interfacing


Interfacing depends on flow

Vitis - XO

- AXI Data Accessed via Memory Map
- AXIS Data Accessed via Stream
- AXI Lite Register Access

Vivado – IP XACT

- Block Level Controls Flow / Status
- Protocol Level Controls





Vivado Interfacing

Instantiate appropriate interface to integrate with design

Do we want to start and stop block, synchronize or be data driven.

Are we controlling the block from SW


What about data interfaces.

Paradigm	Description	s
Memory	Data is accessed by the kernel through memory such as DDR, HBM, PLRAM/BRAM/ URAMSupported Interface Protocol	ap_memory, BRAM, AXI4 Memory Mapped (m_axi)
Stream	Supported InterfaceData is streamed into the kernel from another streaming source, such as video processor or another kernel, and can also be streamed out of the kernel.	ap_fifo, AXI4-Stream (axis)
Register	Data is accessed by the kernel through register interfaces performed by register reads and writes.	ap_none, ap_hs, ap_ack, ap_ovld, ap_vld, and AXI4-Lite adapter (s_axilite).

C-Argument Type	Supported Paradigms	Default Paradigm	Default Interface Protocol		
			Input	Output	Inout
Scalar variable (pass by value)	Register	Register	ap_none	N/A	N/A
Array	Memory, Stream	Memory	ap_memory	ap_memory	ap_memory
Pointer	Memory, Stream, Register	Register	ap_none	ap_vld	ap_ovld
Reference	Register	Register	ap_none	ap_vld	ap_vld
hls::stream	Stream	Stream	ap_fifo	ap_fifo	N/A



Interfacing Example



Directives used to control interface types and optimization pragmas



C Simulation

```
Synthesis Summary(solution1)
                             Schedule Viewer(solution1)
                                                         PID_csim.log
                                                                           tb pid.cpp X
       efine iterations 40
            , 79.926, -80.912, -80.900, -88.988, -87.977, -86.966, -85.955, -84.946, -83.936, -82.928, -81.920, -80.912, -80.283, -79.926,
             -79.999,-79.999,-80.000,-80.000,-80.000,-80.000,-80.000,-80.000,-80.000,-80.000,-79.999,-80.000,-80.000,-80.000);
              kp = 19.6827; // w/k
              ki = 0.7420; // w/k/s
            e kd = 0.0;
       ta type op;
    printf("testing cpp\r\n");
        (int i =0; i<iterations; i++){
        op = PID (set_point, kp, ki, kd, sample[i], 12.5, 40);
        printf("result %f\r\n",op);
```

Debug View


All features of a normal debugger


- Single Step
- · Break point,
- Observe registers & Values



Co Simulation


Applies C test bench to the Generated RTL – Simulated using Xsim or preferred simulator








Performance Metrics





Analysis View






Kernel Optimization - Pipelining

By default, every iteration of a loop only starts when the previous iteration has finished

Pipelining the loop executes subsequent iterations in a pipelined manner






Kernel Optimization – Unrolling

Unrolling a loop enables the full parallelism

Full or Partial Unroll

Data dependencies in loops can impact the results of loop pipelining or unrolling






Kernel Optimization – DataFlow

Improve kernel performance by enabling task-level pipelining

Be careful of

Single producer-consumer violations.

- » Bypassing tasks.
- » Feedback between tasks.
- » Conditional execution of tasks.
- » Loops with multiple exit conditions or conditions defined within the loop






Kernel Optimization – Memory

Arrays – Performance bottlenecks as implemented in BRAM

Limited BRAM access bandwidth, can heavily impact the overall performance

- Partition Separates into different BRAMS
- Reshape Allows combination of words






BRAM Optimization





BRAM Optimization





Kernel Optimization - Pragmas


Optimization	C/C++
Pipeline	#pragma HLS PIPELINE
Unroll	#pragma HLS UNROLL
DataFlow	#pragma HLS DATAFLOW
Memory	#pragma HLS ARRAY_PARTITION

Further information can be found at

https://www.xilinx.com/html_docs/xilinx2020_1/vitis_doc/optimizingperformance.html#fhe1553474153030



Exporting





Software Development

```
a solution1
                                                    Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
constraints
                                                   Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
impl
                                                  PID_ap_faddfsub_3_full_dsp_32_ip.tcl
                                                    XPid CfgInitialize(XPid *InstancePtr, XPid Config *ConfigPtr) {
       PID_ap_fcmp_0_no_dsp_32_ip.tcl
                                                    Xil AssertNonvoid(InstancePtr != NULL);
        PID_ap_fdiv_14_no_dsp_32_ip.tcl
                                                    Xil AssertNonvoid(ConfigPtr != NULL);
       PID_ap_fmul_2_max_dsp_32_ip.tcl
                                                    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
       PID_faddfsub_32ns_32ns_32_5_full_dsp_
                                                    InstancePtr->IsReady = XIL COMPONENT IS READY;
        PID_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tc
       🍿 PID_fdiv_32ns_32ns_32_16_no_dsp_1_ip.t
                                                    return XST SUCCESS;
       PID_fmul_32ns_32ns_32_4_max_dsp_1_i
     drivers
       d XPid Start(XPid *InstancePtr) {
         D 🤚 data
         🔺 🎏 src
             Makefile
                                                    Xil AssertVoid(InstancePtr != NULL);
                                                    Xil AssertVoid(InstancePtr->IsReady == XIL COMPONENT IS READY);
             c xpid_hw.h
             c xpid_linux.c
                                                    Data = XPid ReadReg(InstancePtr->Control BaseAddress, XPID CONTROL ADDR AP CTRL) & 0x80;
             c xpid_sinit.c
                                                    XPid WriteReg(InstancePtr->Control BaseAddress, XPID CONTROL ADDR AP CTRL, Data | 0x01);
```

All IP which is exported comes with a software drivers, if AXI interfaces are used.

This can be useful for controlling the IP if connected to Processing System or MicroBlaze etc.



Useful Concepts

Need	Structure	Comment
Wait for an input signal as a trigger.	ap_wait_until(SIGNAL)	Use ap_unit<1> to define signal input
Wait for a defined number of clock cycles	ap_wait_n(DELAY)	Delay in clock cycles
Generate an output trigger signal	volatile bool *TRIG	Needs to be defined as volatile to ensure immediate output




Example

```
finclude "vitis source.h"
                                                                             Raw line – Boolean volatile Ptr
/oid foo( ap_uint<32> volatile *reg, op_type volatile *raw_line)
                                                                             Raw_line – Interface Type define
 ragma HLS interface ap none port=raw line
    HLS interface s axilite port=reg bundle=ctrl
                                                                             ap none
pragma HLS interface s axilite port=return bundle=ctrl
      ap uint<32> local reg = *reg;
      if (local reg.test(0)) {
                                                                             When LSB of Register set
              *raw line = 1;
              local reg.clear(0);
                                                                             Set raw line to 1
              ap wait n(50);
                                                                             Wait for 50 clock cycles
      *reg = local_reg;
      *raw line = 0;
                                                                             Set raw line to 0
      ap wait n(1);
                                                                             Wait for 1 clock cycle
```



Co-Simulation





HUD Example



PID Example



Questions?

Example code Available at

https://github.com/ATaylorCEngFIET/basys3_pong

https://github.com/ATaylorCEngFIET/MZ_402_PID_HLS



www.adiuvoengineering.com



adam@adiuvoengineering.com