


SYSTEM
DATA

F-14A CADC

PST & PT
SENSOR
MEMORY



DATA PATH INTERCONNECT

4-10-70
Holt

F-14A
CADC

F-14A CADC MOS-LSI PIN ASSIGNMENTS

PIN	PMU	PDU	SLF	RAS	SL	ROM	PIN
1	944111	944112	944113	944114	944118	944125	1
2			GRD		GRD	DATA IN	2
3					t 18	DATA OUT	3
4	W 0				OUT 3	PARITY	4
5	M IN			V DD	EXT 12	INCREMENT	5
6	GRD	V DD	BEE OUT	Ø 2	EXT 2	ADD	6
7	Ø 2		BEE OUT	DATA IN	EXT 4	SUB	7
8	P OUT	W Ø	CEE OUT	GRD	EXT 3	GRD	8
9	M OUT	D IN	ONE OUT	CW IN	EXT 6	RESET (FM)	9
10			P IN	t 18	OUT 1	LOAD	10
11			TWO OUT	W 0	CW OUT	t 18	11
12				IW	OUT 2	Ø 2	12
13			V DD	DATA OUT	V DD	Ø 1	13
14				Ø 1	EXT 10	V DD	14
15			L IN	--	EXT 9	--	15
16			U IN	--	EXT 7	--	16
17	Ø 1	Z IN	W 0	--	EXT 5	--	17
18	R IN	t 18	t 18	--	EXT 1	--	18
19	t 18		CW IN	--	EXT 8	--	19
20	V DD	Q OUT	D IN	--	EXT 13	--	20
21		Ø 2	Ø 1	--	EXT 11	--	21
22		GRD	Ø 2	--	Ø 1	--	22
23		Ø 1		--	Ø 2	--	23
24		Ø		--	W 0	--	24

LSI PIN ASSIGNMENT

	PMU PIN	PDU 944111	SLF 944112	RAS. 944113	SL. 944114	DOM 944118	DOM 944125
1			GRD.			GRD.	DATA IN
2						CWIN	RETAIN
3						T18	DATA OUT
4	W ₀				V _{DD}	OUT 3	PARITY
5	M _{IN}		V _{DD}	B _{OUT}	Φ ₂	EXT 12	INC
6	GRD			B _{OUT}	DATA IN	EXT 2	ADD
7	Φ ₂			C _{OUT}	GRD	EXT 4	SUB
8	P _{OUT}	W ₀		ONE _{OUT}	CWIN	EXT 3	GRD
9	M _{OUT}	D _{IN}		P _{IN}	t ₁₈	EXT 6	RESET
10				TWO _{OUT}	W ₀	OUT 1	LOAD
11				V _{DD}	I _W	CWOUT	t ₁₈
12					DATA OUT	OUT 2	Φ ₂
13					Φ ₁	V _{DD}	Φ ₁
14				L _{IN}		EXT 10	V _{DD}
15				V _{IN}		EXT 9	
16				W ₀		EXT 7	
17	Φ ₁	Z _{IN}		t ₁₈		EXT 5	
18	R _{IN}		t ₁₈	CWIN		EXT 1	
19	t ₁₈			D _{IN}		EXT 8	
20	V _{DD}	Q _{OUT}		Φ ₁		EXT 13	
21		Φ ₂		Φ ₂		EXT 11	
22		GRD				Φ ₁	
23		Φ ₁				Φ ₂	
24						W ₀	

AI RESEARCH MFG. CO.


DATE 6-20-70PREPARED BY W. Nemecik

CHECKED BY _____

CALC. NO. _____

MODEL _____

PART NO. _____




DATE 6-19-70PREPARED BY W. Nemecok

CHECKED BY _____

CALC. NO. _____
MODEL _____
PART NO. _____

Clock Generator Timing



* Adjusted timing (Tolerances can not be added)