R



جلسهی گذشته

الگوریتمهای زمانبندی پردازدهها

Scheduling Policies

- First-Come, First Served (FIFO)
- Shortest Job First (non-preemptive)
- Shortest Job First (with preemption)
- Round-Robin Scheduling
- Priority Scheduling
- Real-Time Scheduling

جلسهی جدید

Memory Management

- Memory a linear array of bytes
 - Holds O.S. and programs (processes)
 - Each cell (byte) is named by a unique memory address
- Recall, processes are defined by an address space, consisting of text, data, and stack regions
- Process execution
 - CPU fetches instructions from the text region according to the value of the program counter (PC)
 - Each instruction may request additional operands from the data or stack region

Addressing Memory

- Cannot know ahead of time where in memory a program will be loaded!
- Compiler produces code containing embedded addresses
 - these addresses can't be absolute (physical addresses)
- Linker combines pieces of the program
 - Assumes the program will be loaded at address 0
- We need to bind the compiler/linker generated addresses to the actual memory locations

Relocatable Address Generation 1000 Library Library Routines Routines 100 P: Prog P P: 0 P: 1100 push ... push ... push ... push ... jmp 75 jmp 175 foo() jmp foo jmp 1175 175 foo: ... End P foo: ... foo: ... 1175 foo: ... Compilation

Linking

Loading

Assembly

Address Binding

- Address binding
 - fixing a physical address to the logical address of a process' address space

Address Binding


Address binding of instructions and data to memory addresses can happen at three different stages:

- Compile time: If memory location known a priori, absolute code can be generated; must recompile code if starting location changes
- Load time: Must generate relocatable code if memory location is not known at compile time
- **Execution time**: Binding delayed until run time if the process can be moved during its execution from one memory segment to another
 - Need hardware support for address maps (e.g., base and limit registers)

Base and Limit Registers

- Simple runtime relocation scheme
 - Use 2 registers to describe a partition
- For every address generated, at runtime...
 - Compare to the limit register (& abort if larger)
 - Add to the base register to give physical memory address

Multistep Processing of a User Program




Logical vs. Physical Address Space

- The concept of a logical address space that is bound to a separate **physical address** space is central to proper memory management
 - Logical address generated by the CPU; also referred to as virtual address
 - Physical address address seen by the memory unit
- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme
- Logical address space is the set of all logical addresses generated by a program
- Physical address space is the set of all physical addresses generated by a program

Memory-Management Unit (мми)


■ Hardware device that at run time maps virtual to physical address



Many methods possible, covered in the rest of this lecture


Dynamic Relocation

- Memory Management Unit (MMU)
- Dynamically converts logical to physical address
- Contains base address register for running process




Protection

- Memory protection
 - Base register gives starting address for process
 - Limit register limits the offset accessible from the relocation register



Multiprogramming

- Multiprogramming: a separate partition per process
- What happens on a context switch?
 - Store process base and limit register values
 - Load new values into base and limit registers




Swapping


- When a program is running...
 - The entire program must be in memory
 - Each program is put into a single partition
- When the program is not running...
 - May remain resident in memory
 - May get "swapped" out to disk
- Over time...
 - Programs come into memory when they get swapped in
 - Programs leave memory when they get swapped out

Swapping

- Benefits of swapping:
 - Allows multiple programs to be run concurrently
 - ... more than will fit in memory at once




FRAGMENTATION



Dealing With Fragmentation


- Compaction from time to time shift processes around to collect all free space into one contiguous block
 - Memory to memory copying overhead
 - Memory to disk to memory for compaction via swapping!



How Big Should Partitions Be?

- Programs may want to grow during execution
 - More room for stack, heap allocation, etc
- Problem:
 - If the partition is too small, programs must be moved
 - Requires copying overhead
 - Why not make the partitions a little larger than necessary to accommodate "some" cheap growth?

Allocating Extra Space Within



Fragmentation

- External Fragmentation total memory space exists to satisfy a request, but it is not contiguous
- Internal Fragmentation allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used


Management Data Structures

- Each chunk of memory is either
 - Used by some process or unused (free)
- Operations
 - Allocate a chunk of unused memory big enough to hold a new process
 - Free a chunk of memory by returning it to the free pool after a process terminates or is swapped out

Management With Bit Maps

- Problem how to keep track of used and unused memory?
- **Technique 1** Bit Maps
 - A long bit string
 - One bit for every chunk of memory
 - 1 = in use
 - 0 = free
 - Size of allocation unit influences space required
 - Example: unit size = 32 bits
 - overhead for bit map: 1/33 = 3%
 - Example: unit size = 4Kbytes
 - overhead for bit map: 1/32,769


Management With Bit Maps



Management With Linked Lists

- Technique 2 Linked List
- Keep a list of elements
- Each element describes one unit of memory
 - Free / in-use Bit ("P=process, H=hole")
 - Starting address
 - Length
 - Pointer to next element

Management With Linked Lists



Management With Linked Lists

Searching the list for space for a new process

- First Fit
- Next Fit
 - Start from current location in the list
- Best Fit
 - Find the smallest hole that will work
 - Tends to create lots of really small holes
- Worst Fit
 - Find the largest hole
 - Remainder will be big
- Quick Fit
 - Keep separate lists for common sizes

Fragmentation Revisited

- Memory is divided into partitions
- Each partition has a different size
- Processes are allocated space and later freed
- After a while memory will be full of small holes!
 - No free space large enough for a new process even though there is enough free memory in total
- If we allow free space within a partition we have fragmentation
 - External fragmentation = unused space between partitions
 - Internal fragmentation = unused space within partitions

Solutions to Fragmentation

- Compaction requires high copying overhead
- Why not allocate memory in non-contiguous equal fixed size units?
 - No external fragmentation!
 - Internal fragmentation < 1 unit per process
- How big should the units be?
 - The smaller the better for internal fragmentation
 - The larger the better for management overhead
- The key challenge for this approach


 How can we do secure dynamic address translation?

Non-Contiguous Allocation (Pages)

- Memory divided into fixed size page frames
 - Page frame size = 2^n bytes
 - Lowest n bits of an address specify byte offset in a page
- But how do we associate page frames with processes?
 - And how do we map memory addresses within a process to the correct memory byte in a page frame?
- Solution address translation
 - Processes use virtual addresses
 - CPU uses physical addresses
 - Hardware support for virtual to physical address translation

Virtual Addresses

- Virtual memory addresses (what the process uses)
 - Page number plus byte offset in page
 - Low order n bits are the byte offset
 - Remaining high order bits are the page number




Example: 32 bit virtual address

Page size = 2^{12} = 4KB

Address space size = 2^{32} bytes = 4GB

Physical Addresses

- Physical memory addresses (what the CPU uses)
 - Page "frame" number plus byte offset in page
 - Low order n bits are the byte offset
 - Remaining high order bits are the **frame** number




Example: 24 bit physical address

Frame size = 2^{12} = 4KB Max physical memory size = 2^{24} bytes = 16MB

Address Translation


- Hardware maps page numbers to frame numbers
- Memory management unit (MMU) has multiple registers for multiple pages
 - Like a base register except its value is substituted for the page number rather than added to it
 - Why don't we need a limit register for each page?

Memory Management Unit (MMU)




Virtual Address Spaces

Here is the virtual address space (as seen by the process)




Virtual Address Spaces

■ The address space is divided into "pages"




Virtual Address Spaces

■ In reality, only some of the pages are used




Physical Memory

- Physical memory is divided into "page frames"
 - (Page size = frame size)




Virtual & Physical Address Spaces

Some frames are used to hold the pages of this process




Virtual & Physical Address Spaces

Some frames are used for other processes




Virtual & Physical Address Spaces

Address mappings say which frame has which page



Page Tables

- Address mappings are stored in a page table in memory
- 1 entry/page: is page in memory? If so, which frame is it in?



Address Mappings


- Address mappings are stored in a page table in memory
 - Typically one page table for each process
- Address translation is done by hardware (ie the MMU)
- How does the MMU get the address mappings?
 - Either the MMU holds the entire page table (too expensive) or it knows where it is in physical memory and goes there for every translation (too slow)
 - Or the MMU holds a portion of the page table and knows how to deal with TLB misses
 - MMU caches page table entries
 - Cache is called a translation look-aside buffer (TLB)

Address Mappings & TLB

- What if the TLB needs a mapping it doesn't have?
- Software managed TLB
 - It generates a TLB-miss fault which is handled by the operating system (like interrupt or trap handling)
 - The operating system looks in the page tables, gets the mapping from the right entry, and puts it in the TLB
- Hardware managed TLB
 - It looks in a pre-specified physical memory location for the appropriate entry in the page table
 - The hardware architecture defines where page tables must be stored in physical memory
 - OS must load current process page table there on context switch!


- Page size
 - 8 Kbytes (13 bits for offset)
- Virtual addresses ("logical addresses")
 - 24 bits --> 16 Mbyte virtual address space
 - 2¹¹ Pages --> 11 bits for page number

- Page size
 - 8 Kbytes
- Virtual addresses ("logical addresses")
 - 24 bits --> 16 Mbyte virtual address space
 - 2¹¹ Pages --> 11 bits for page number
- An address:




- Physical addresses
 - 32 bits --> 4 Gbyte installed memory (max)
 - 2¹⁹ Frames --> 19 bits for frame number

- Physical addresses
 - 32 bits --> 4 Gbyte installed memory (max)
 - 2¹⁹ Frames --> 19 bits for frame number



- The page table mapping:
 - Page --> Frame





- An array of "page table entries"
 - Kept in memory
- 2¹¹ pages in a virtual address space?
 - ---> 2K entries in the table
- Each entry is 4 bytes long
 - 19 bits The Frame Number
 - 1 bit Valid Bit
 - 1 bit Writable Bit
 - 1 bit Dirty Bit
 - 1 bit Referenced Bit
 - 9 bits Unused (and available for OS algorithms)


- Two page table related registers in the CPU
 - Page Table Base Register
 - Page Table Length Register
- These define the "current" page table
 - This is how the CPU knows which page table to use
 - Must be saved and restored on context switch
 - They are essentially the Blitz MMU
- Bits in the CPU status register
 - System Mode
 - Interrupts Enabled
 - Paging Enabled


1 = Perform page table translation for every memory access

0 = Do not do translation









31 0

