Micrium

µC/OS-II Port for the ARM

(Supplement to AN-1011 Rev. D)

www.Micrium.com

Legend





Table of Contents


Task Level Context Switch - OSCtxSw()

Servicing Interrupts – IRQ or FIQ Interrupt Level Context Switch - OS_IntCtxSw()


Task Level Context Switch Task Stack Frame (when task is created)




Task Level Context Switch Task running (ARM mode)



Task Level Context Switch OS_TASK_SW() is invoked by the scheduler







```
OSCtxSw:
 STR
         LR, [SP, #-4]!; Return address
         LR, [SP, #-4]!; Task's LR
 STR
 STR
         R12, [SP, #-4]!
         R11, [SP, #-4]!
 STR
         R10, [SP, #-4]!
 STR
         R9, [SP, #-4]!
 STR
         R8, [SP, #-4]!
 STR
         R7, [SP, #-4]!
 STR
         R6, [SP, #-4]!
 STR
 STR
         R5, [SP, #-4]!
 STR
         R4, [SP, #-4]!
 STR
         R3, [SP, #-4]!
         R2, [SP, #-4]!
 STR
         R1, [SP, #-4]!
 STR
         R0, [SP, #-4]!
 STR
 MRS
         R4, CPSR
                          : Task's CPSR
 STR
         R4, [SP, #-4]!
```


OSCtxSw() starts by saving the current task's context onto the current task's stack.

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x1F







```
OSCtxSw:

.
.
.
; OSPrioCur = OSPrioHighRdy

LDR R4,??OS_PrioCur

LDR R5,??OS_PrioHighRdy


LDRB R6,[R5]


STRB R6,[R4]


The new high priority is copied to the current
```

priority.









```
OSCtxSw:
          R4, [SP], #4; pop new task's CPSR
  T<sub>1</sub>DR
          CPSR cxsf, R4
  MSR
          R0, [SP], #4; pop new task's context
  T<sub>1</sub>DR
          R1, [SP], #4
  LDR
          R2, [SP], #4
  LDR
          R3, [SP], #4
  LDR
          R4, [SP], #4
  T.DR
          R5, [SP], #4
  LDR
          R6, [SP], #4
  LDR
                                                 MODE
          R7, [SP], #4
  LDR
          R8, [SP], #4
  LDR
                          CPSR:
                                                  0x1F
          R9, [SP], #4
  LDR
          R10, [SP], #4
  LDR
          R11, [SP], #4
  LDR
  LDR
          R12, [SP], #4
  LDR
          LR, [SP], #4
          PC, [SP], #4
  LDR
```


The context of the new task is pulled off the stack. After the last instruction, the CPU resumes the new task.

Note that interrupts are still disabled when the task returns because the code returns to the scheduler. Interrupt will be re-enabled when the scheduler exits. Task Level Context Switch - OSCtxSw()


Servicing Interrupts - IRQ and FIQ


Interrupt Level Context Switch - OS_IntCtxSw()


Servicing Interrupts Task running in SYS mode, ARM code





Interrupt Context Switch




















```
OS CPU IRQ ISR
          R4, [R1], #4 ; (1)
  T.DR
          R5, [R1], #4
  T<sub>1</sub>DR
          R6, [R1], #4
  T<sub>1</sub>DR
          R6, [SP, #-4]!
                             ; (2)
  STR
  STR
          R5, [SP, #-4]!
          R4, [SP, #-4]!
  STR
          R0, [SP, #-4]!; (3)
  STR
          R3, [SP, #-4]!
  STR
```

We now save the remaining interrupted task registers and the interrupted task's CPSR.

At this point, we save the interrupted task's context onto its stack.

Task Stack SYS Mode

IRQ Stack


CPSR: 1

I F T

MODE

1 1 0

0x1F




```
OS_CPU_IRQ_ISR
:
LDR R0,??OSIntNesting ; OSIntNesting++
LDRB R1,[R0]
ADD R1,R1,#1
STRB R1,[R0]
```

We now increment <code>OSIntNesting</code> to tell $\mu\text{C/OS-II}$ that we are starting an ISR.

```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x1F
```





```
OS_CPU_IRQ_ISR
:
   CMP R1,#1 ; if (OSIntNesting == 1) {
   BNE OS_CPU_IRQ_ISR_1
```

We now check to see if this is the first ISR and if not, we branch around the code shown on the next slide.

```
I F T MODE

CPSR: 1 1 0 0x1F
```





```
OS_CPU_IRQ_ISR
:
OS_CPU_IRQ_ISR_1
   MSR   CPSR_c,#(NO_INT | IRQ32_MODE) (1);
BL   OS CPU   IRO   ISR   Handler (2)
```


We now switch back to IRQ mode in order to process the ISR using the IRQ stack. This allows to reduce the RAM requirements on the task stack because all ISRs are processed on the IRO stack.

We now call the code that will handle the ISR. We do this because it's typically easier to write this code in C instead of assembly language.

On a 32-bit bus, the CPU takes about 50 clock cycles to get to this point in the code.


 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x1F




We now switch back to SYS mode because we are about to return to task level code.

We now call the $\mu\text{C/OS-II}$ scheduler to determine whether this (or any other nested interrupt) made a higher priority task ready to run. If this is the case, <code>OSIntExit()</code> will NOT return to <code>OS_CPU_IRQ_ISR()</code> but instead, will context switch to the new, more important task (via <code>OSIntCtxSw()</code> (described later).



Task Level Context Switch os_cpu_irq_isr()




```
OS_CPU_IRQ_ISR:
:
LDR R4, [SP], #4; pop new task's CPSR
MSR CPSR cxsf, R4
```

This code is executed if the interrupted task is still the most important task.


The CPSR of the interrupted task is thus retrieved from the interrupted task's stack and placed in the CPSR register.

You should note that interrupts are enabled because there were so prior to servicing the interrupt.

It is possible to get interrupted before we completely return to the task.



Task Level Context Switch os_cpu_irq_isr()



```
OSCtxSw:
 LDR R0, [SP], #4; pop new task's context
 LDR R1, [SP], #4
 LDR R2, [SP], #4
 LDR R3, [SP], #4
 LDR R4, [SP], #4
 LDR R5, [SP], #4
 LDR R6, [SP], #4
 LDR R7, [SP], #4
 LDR R8, [SP], #4
 LDR R9, [SP], #4
 LDR R10, [SP], #4
 LDR R11, [SP], #4
 LDR R12, [SP], #4
 LDR LR, [SP], #4
 LDR PC, [SP], #4
```


The remaining CPU registers are pulled off the stack.

After this instruction, the CPU resumes the interrupted task.

 I
 F
 T
 MODE

 CPSR:
 0
 0
 0
 0x1F


Task Level Context Switch – OSCtxSw() Servicing Interrupts – IRQ or FIQ Interrupt Level Context Switch OSIntCtxSw()



<code>OSIntCtxSw()</code> is called by <code>OSIntExit()</code> if $\mu\text{C/OS-II}$ determines that there is a more important task to run than the interrupted task. In this case, the CPU is in SYS mode with interrupts disabled and the SP is pointing to the interrupted task's stack.

Note that the ISR has already saved the SP into the interrupted task's OS_TCB.






OSIntCtxSw:

BL OSTaskSwHook

The task switch hook is called.

 I
 F
 T
 MODE

 CPSR:
 1
 1
 0
 0x1F




```
OSIntCtxSw:
```


```
.
; OSPrioCur = OSPrioHighRdy
LDR R4,??OS_PrioCur
LDR R5,??OS_PrioHighRdy
LDRB R5,[r5]
STRB R5,[r4]
```


The new high priority is copied to the current priority.

```
        I
        F
        T
        MODE

        CPSR:
        1
        1
        0
        0x1F
```








```
OSIntCtxSw:
```

LDR R4, [SP], #4 ; pop new task's CPSR MSR CPSR cxsf, R4

The CPSR of the new task is retrieved from the new task's stack and placed in the CPSR register.

Also note that we are assuming here that this is the first time that the new task to resume has been executed and thus interrupts are enabled for that task. If the task had been previously switched out, it's possible that the I-bit and F-bit would have been set to 1.





References

"µC/OS-II, The Real-Time Kernel, 2nd Fdition"

> Jean J. Labrosse, CMP Books ISBN 1-57820-103-9

"Embedded Systems Building Blocks, Complete and Ready-to-Use Modules in C"

Jean J. Labrosse, CMP Books ISBN 0-97930-604-1

