


# Micrium

## μC/OS-II Port for the ARM (Supplement to AN-1011 Rev. D)

[www.Micrium.com](http://www.Micrium.com)

# Legend



# Table of Contents


Task Level Context Switch – OSCtxSw()

    Servicing Interrupts – IRQ or FIQ

Interrupt Level Context Switch - OS\_IntCtxSw()


# Task Level Context Switch

## Task Stack Frame (when task is created)



# Task Level Context Switch

## Task running (ARM mode)



A task is assumed to run in ARM mode and, uses the SYS registers (Mode 0x1F).

The processor's **SP** (R13) points to a location into the current task's stack.

If a context switch needs to take place,  $\mu\text{C}/\text{OS-II}$  will call **OS\_Sched()** which in turn calls **OS\_TASK\_SW()** as shown in the call tree below:

```
OSTimeDly(1)           // Delay task for 1 tick
  OS_Sched();
    OS_TASK_SW();      // Macro that invokes ...
      OSCtxSw();       // ... this function.
```


	I	F	T	MODE
CPSR:	1	1	0	0x1F

### Notes:

Interrupts are **DISABLED** during a task-level context switch. Interrupts are disabled at the beginning of **OS\_Sched()** and thus the I-bit and F-bit are both set to 1.

# Task Level Context Switch

OS\_TASK\_SW() is invoked by the scheduler



OS\_TASK\_SW() is a macros declared as follows:

```
#define OS_TASK_SW() OSCtxSw()
```

This macro produces the following code:

```
BL OSCtxSw
```


... which causes the return address to be saved in the **LR** register.

	I	F	T	MODE
CPSR:	1	1	0	0x1F



# Task Level Context Switch

## OSCtxSw() (ARM mode)



OSCtxSw:

```


STR    LR, [SP, #-4]! ; Return address
STR    LR, [SP, #-4]! ; Task's LR
STR    R12, [SP, #-4]!
STR    R11, [SP, #-4]!
STR    R10, [SP, #-4]!
STR    R9, [SP, #-4]!
STR    R8, [SP, #-4]!
STR    R7, [SP, #-4]!
STR    R6, [SP, #-4]!
STR    R5, [SP, #-4]!
STR    R4, [SP, #-4]!
STR    R3, [SP, #-4]!
STR    R2, [SP, #-4]!
STR    R1, [SP, #-4]!
STR    R0, [SP, #-4]!
MRS    R4, CPSR      ; Task's CPSR
STR    R4, [SP, #-4]!
    
```

OSCtxSw() starts by saving the current task's context onto the current task's stack.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Task Level Context Switch

## OSCtxSw() (ARM mode)



**OSCtxSw:**

```

.
.
; OSTCBCur->OSTCBStkPtr = SP
LDR    R4, ??OS_TCBCur
LDR    R5, [R4]
STR    SP, [R5]
    
```

The stack pointer of the task being switched out is saved into the **OS\_TCB** of that task.

Note that **??OS\_TCBCur** contains the address of a variable that contains the address of **OSTCBCur**. In fact, **??OS\_TCBCur** is physically located close in memory to this code because of the limited addressing range of the **LDR** instruction.


I	F	T	MODE
1	1	0	0x1F

**CPSR:**



# Task Level Context Switch

## OSCtxSw() (ARM mode)



OSCtxSw:

.

.

BL OSTaskSwHook


The task switch hook is called. The return address is saved in the **LR** register.

Note that **OSTaskSwHook()** is declared in **OS\_CPU\_C.C**.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Task Level Context Switch

## OSCtxSw() (ARM mode)



OSCtxSw:


```
.
.
;      OSPrioCur = OSPrioHighRdy
LDR    R4, ??OS_PrioCur
LDR    R5, ??OS_PrioHighRdy
LDRB   R6, [R5]
STRB   R6, [R4]
```

The new high priority is copied to the current priority.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Task Level Context Switch

## OSCtxSw() (ARM mode)



**OSCtxSw:**

```


.
.
;      OSTCBCur = OSTCBHighRdy
LDR    R6, ??OS_TCBHighRdy
LDR    R4, ??OS_TCBCur
LDR    R6, [R6]
STR    R6, [R4]
    
```

The pointer to the current **OS\_TCB** is updated to point to the **OS\_TCB** of the new task.

OSTCBHighRdy

OSTCBCur

After



	I	F	T	MODE
CPSR:	1	1	0	0x1F


**Current Task Stack**

**SYS Mode**

**OS\_TCB**


# Task Level Context Switch

## OSCtxSw() (ARM mode)



# Task Level Context Switch

## OSCtxSw() (ARM mode)



OSCtxSw:

:

```

LDR    R4, [SP], #4 ; pop new task's CPSR
MSR    CPSR_cxsf, R4
LDR    R0, [SP], #4 ; pop new task's context
LDR    R1, [SP], #4
LDR    R2, [SP], #4
LDR    R3, [SP], #4
LDR    R4, [SP], #4
LDR    R5, [SP], #4
LDR    R6, [SP], #4
LDR    R7, [SP], #4
LDR    R8, [SP], #4
LDR    R9, [SP], #4
LDR    R10, [SP], #4
LDR    R11, [SP], #4
LDR    R12, [SP], #4
LDR    R13_sys (SP)
LDR    R14_sys (LR)
LDR    R15 (PC)
LDR    CPSR
    
```

**CPSR:**

I	F	T	MODE
1	1	0	0x1F

The context of the new task is pulled off the stack. After the last instruction, the CPU resumes the new task.

Note that interrupts are still disabled when the task returns because the code returns to the scheduler. Interrupt will be re-enabled when the scheduler exits.

Task Level Context Switch – OSCtxSw()


## Servicing Interrupts – IRQ and FIQ

Interrupt Level Context Switch – OS\_IntCtxSw()



# Servicing Interrupts

## Task running in SYS mode, ARM code



It is assumed that a task is running (in SYS mode) when an interrupt occurs.

The processor's **SP** (R13) points to 'some' location into the current task's stack.

The code presented here applies to both the IRQ and FIQ interrupts.

The ISR is implemented as outlined in Jean J. Labrosse's book.


Specifically, your ISRs need to be written as follows:

```
Save CPU registers onto the current task's stack;
OSIntNesting++;
if (OSIntNesting == 1) {
    OSTCBCur->OSTCBStkPtr = SP;
}
Call OS_CPU_???_ISR_Handler in C;           // ??? Is IRQ or FIQ
OSIntExit();
Restore the registers from the current task's stack;
Return from interrupt;
```

	I	F	T	MODE
CPSR:	0	0	0	0x1F

# Interrupt Context Switch

IRQ occurs



# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()

R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_sys (SP)
R14_sys (LR)
R15 (PC)
CPSR
SPSR_sys

**SYS  
Mode**

R0
R1
R2
R3
R4
R5
R6
R7
R8
R9
R10
R11
R12
R13_irq (SP)
R14_irq (LR)
R15 (PC)
CPSR
SPSR_irq

**IRQ  
Mode**

**OS\_CPU\_IRQ\_ISR**

```
STR    R3, [SP, #-4]!
STR    R2, [SP, #-4]!
STR    R1, [SP, #-4]!
```

Working registers are saved onto the ISR stack because they will be used by the ISR. Only registers that will be used are saved to save clock cycles.

After

Before

R1
R2
R3

**IRQ  
Stack**


	I	F	T	MODE
CPSR:	1	0	0	0x12

	I	F	T	MODE
SPSR:	0	0	0	0x1F

# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR

```

.
.
MOV  R1,SP      ; (1)
ADD  SP,SP,#(3*4) ; (2)
    
```

- (1) The IRQ stack pointer is copied to the **R1** for future use.
- (2) The IRQ stack pointer is adjusted to 'remove' the stacked data. Note that other IRQ interrupts are currently disabled so there is no danger to write over R1-R3.


	I	F	T	MODE
CPSR:	1	0	0	0x12

	I	F	T	MODE
SPSR:	0	0	0	0x1F

# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR

```

•
•
SUB R2,LR,#4
    
```

The return address is adjusted because when an IRQ occurs, the CPU saves the return **PC+4** into the **LR**.


	I	F	T	MODE
CPSR:	1	0	0	0x12

	I	F	T	MODE
SPSR:	0	0	0	0x1F

# Interrupt Context Switch


## OS\_CPU\_IRQ\_ISR()






# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()




# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR

```

:
LDR    R4, [R1], #4    ; (1)
LDR    R5, [R1], #4
LDR    R6, [R1], #4
STR    R6, [SP, #-4]!  ; (2)
STR    R5, [SP, #-4]!
STR    R4, [SP, #-4]!

STR    R0, [SP, #-4]!  ; (3)
STR    R3, [SP, #-4]!
    
```


We now save the remaining interrupted task registers and the interrupted task's **CPSR**.

At this point, we save the interrupted task's context onto its stack.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR

:

```
LDR    R0,??OSIntNesting ; OSIntNesting++
```

```
LDRB   R1,[R0]
```

```
ADD    R1,R1,#1
```


```
STRB   R1,[R0]
```

We now increment **OSIntNesting** to tell  $\mu$ C/OS-II that we are starting an ISR.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR

```


:
CMP  R1,#1          ; if (OSIntNesting == 1) {
BNE  OS_CPU_IRQ_ISR_1
    
```

We now check to see if this is the first ISR and if not, we branch around the code shown on the next slide.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR

```
:  
;  
; OSTCBCur->OSTCBStkPtr = SP  
LDR R4,??OSTCBCur  
LDR R5,[R4]  
STR SP,[R5]
```


If this is the first nested ISR then we save the **SP** of the current task into its **OS\_TCB**.

	I	F	T	MODE
CPSR:	1	1	0	0x1F



# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



```
OS_CPU_IRQ_ISR
:
OS_CPU_IRQ_ISR_1
    MSR    CPSR_c, #(NO_INT | IRQ32_MODE)    (1)
;
    BL     OS_CPU_IRQ_ISR_Handler            (2)
```

We now switch back to IRQ mode in order to process the ISR using the IRQ stack. This allows to reduce the RAM requirements on the task stack because all ISRs are processed on the IRQ stack.


We now call the code that will handle the ISR. We do this because it's typically easier to write this code in C instead of assembly language.

On a 32-bit bus, the CPU takes about 50 clock cycles to get to this point in the code.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Interrupt Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR:

```
:
MSR    CPSR_c, #(NO_INT | IRQ32_MODE)  (1)
```

```
BL     OSIntExit                        (2)
```


We now switch back to SYS mode because we are about to return to task level code.

We now call the  $\mu$ C/OS-II scheduler to determine whether this (or any other nested interrupt) made a higher priority task ready to run. If this is the case, **OSIntExit()** will NOT return to **OS\_CPU\_IRQ\_ISR()** but instead, will context switch to the new, more important task (via **OSIntCtxSw()** (described later).

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Task Level Context Switch

## OS\_CPU\_IRQ\_ISR()



OS\_CPU\_IRQ\_ISR:

:

```
LDR    R4, [SP], #4 ; pop new task's CPSR
MSR    CPSR_cxsf, R4
```

This code is executed if the interrupted task is still the most important task.

The **CPSR** of the interrupted task is thus retrieved from the interrupted task's stack and placed in the **CPSR** register.


You should note that interrupts are enabled because there were so prior to servicing the interrupt.

It is possible to get interrupted before we completely return to the task.

	I	F	T	MODE
CPSR:	0	0	0	0x1F

# Task Level Context Switch

## OS\_CPU\_IRQ\_ISR()



OSCtxSw:

```

:
LDR R0, [SP], #4 ; pop new task's context
LDR R1, [SP], #4
LDR R2, [SP], #4
LDR R3, [SP], #4
LDR R4, [SP], #4
LDR R5, [SP], #4
LDR R6, [SP], #4
LDR R7, [SP], #4
LDR R8, [SP], #4
LDR R9, [SP], #4
LDR R10, [SP], #4
LDR R11, [SP], #4
LDR R12, [SP], #4
LDR LR, [SP], #4
LDR PC, [SP], #4
    
```

The remaining CPU registers are pulled off the stack.

After this instruction, the CPU resumes the interrupted task.


	I	F	T	MODE
CPSR:	0	0	0	0x1F

Task Level Context Switch – OSCtxSw()  
Servicing Interrupts – IRQ or FIQ

Interrupt Level Context Switch  
OSIntCtxSw()

# Interrupt Context Switch

## OSIntCtxSw()



**OSIntCtxSw()** is called by **OSIntExit()** if  $\mu$ C/OS-II determines that there is a more important task to run than the interrupted task. In this case, the CPU is in SYS mode with interrupts disabled and the SP is pointing to the interrupted task's stack.


Note that the ISR has already saved the SP into the interrupted task's OS\_TCB.

	I	F	T	MODE
CPSR:	1	1	0	0x1F



# Interrupt Level Context Switch

## OSIntCtxSw()



**OSIntCtxSw:**


BL OSTaskSwHook

The task switch hook is called.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Interrupt Level Context Switch

## OSIntCtxSw()



OSIntCtxSw:


```
.  
.  
;  
    OSPrioCur = OSPrioHighRdy  
LDR    R4, ??OS_PrioCur  
LDR    R5, ??OS_PrioHighRdy  
LDRB   R5, [r5]  
STRB   R5, [r4]
```

The new high priority is copied to the current priority.

	I	F	T	MODE
CPSR:	1	1	0	0x1F

# Interrupt Level Context Switch

## OSIntCtxSw()



**OSIntCtxSw:**


```
.  
.  
;  
    OSTCBCur = OSTCBHighRdy  
LDR    R6, ??OS_TCBHighRdy  
LDR    R4, ??OS_TCBCur  
LDR    R6, [R6]  
STR    R6, [R4]
```

The pointer to the current **OS\_TCB** is updated to point to the **OS\_TCB** of the new task.

OSTCBHighRdy

OSTCBCur

After



	I	F	T	MODE
CPSR:	1	1	0	0x1F


**Current Task  
Stack**

**SYS  
Mode**

**OS\_TCB**


# Interrupt Level Context Switch

## OSIntCtxSw()



# Interrupt Level Context Switch

## OSIntCtxSw()



OSIntCtxSw:

```

:
LDR R4, [SP], #4 ; pop new task's CPSR
MSR CPSR_cxsf, R4
    
```


The **CPSR** of the new task is retrieved from the new task's stack and placed in the **CPSR** register.

Also note that we are assuming here that this is the first time that the new task to resume has been executed and thus interrupts are enabled for that task. If the task had been previously switched out, it's possible that the I-bit and F-bit would have been set to 1.

	I	F	T	MODE
CPSR:	0	0	0	0x1F

# Interrupt Level Context Switch

## OSIntCtxSw()



OSIntCtxSw:

```

:
LDR R0, [SP], #4 ; pop new task's context
LDR R1, [SP], #4
LDR R2, [SP], #4
LDR R3, [SP], #4
LDR R4, [SP], #4
LDR R5, [SP], #4
LDR R6, [SP], #4
LDR R7, [SP], #4
LDR R8, [SP], #4
LDR R9, [SP], #4
LDR R10, [SP], #4
LDR R11, [SP], #4
LDR R12, [SP], #4
LDR LR, [SP], #4
LDR PC, [SP], #4
    
```

**CPSR:**

I	F	T	MODE
0	0	0	0x1F

The remaining CPU registers are pulled off the stack. After this instruction, the CPU resumes the new task.


On a 32-bit bus, **OSIntCtxSw()** takes about 30 *clock* cycles to execute (excluding the call to **OSTaskSwHook()**).




# References

" $\mu$ C/OS-II, The Real-Time Kernel,  
2<sup>nd</sup> Edition"


Jean J. Labrosse, CMP Books  
ISBN 1-57820-103-9



Chinese




Korean




"Embedded Systems Building Blocks,  
Complete and Ready-to-Use Modules in C"

Jean J. Labrosse, CMP Books  
ISBN 0-97930-604-1



Chinese



Korean

