

PSoC® Creator™ Project Datasheet for sample

Creation Time: 12/15/2015 08:39:13

User: OZTOPRAK\lbrahim

Project: sample

Tool: PSoC Creator 3.3 CP1

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intl): 408.943.2600

http://www.cypress.com



Copyright

Copyright © 2015 Cypress Semiconductor Corporation. All rights reserved. Any design information or characteristics specifically provided by our customer or other third party inputs contained in this document are not intended to be claimed under Cypress's copyright.

Trademarks

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Creator is a trademark of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

Philips I2C Patent Rights

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name, NXP Semiconductors.

Disclaimer

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. While reasonable precautions have been taken, Cypress assumes no responsibility for any errors that may appear in this document. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of a Cypress product in a life support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Flash Code Protection

Cypress products meet the specifications contained in their particular Cypress PSoC Datasheets. Cypress believes that its family of PSoC products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as 'unbreakable.'

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.



Table of Contents

| 1 Overview. | 1 |
|--|------|
| 2 Pins. | 4 |
| 2.1 Hardware Pins | 5 |
| 2.2 Hardware Ports | 8 |
| 2.3 Software Pins. | |
| 3 System Settings | |
| 3.1 System Configuration | .11 |
| 3.2 System Debug Settings | |
| 3.3 System Operating Conditions | |
| 4 Clocks | |
| 4.1 System Clocks | |
| 4.2 Local and Design Wide Clocks | |
| 5 Interrupts and DMAs | |
| 5.1 Interrupts | |
| 5.2 DMAs. | |
| 6 Flash Memory | |
| 7 Design Contents | 17 |
| 7.1 Schematic Sheet: Page 1 | 17 |
| 8 Components | |
| 8.1 Component type: ADC_SAR_SEQ [v2.0] | 18 |
| 8.1.1 Instance AD konverter | |
| 8.2 Component type: Counter [v3.0] | 18 |
| 8.2.1 Instance Counter_Speed | . 18 |
| 8.3 Component type: PWM [v3.30] | |
| 8.3.1 Instance PWM_Regulering | |
| 8.3.2 Instance PWM_Speed | |
| 8.4 Component type: UART [v2.50] | |
| 8.4.1 Instance UART | |
| 9 Other Resources | . 25 |



1 Overview

The Cypress PSoC 5 is a family of 32-bit devices with the following characteristics:

- High-performance 32-bit ARM Cortex-M3 core with a nested vectored interrupt controller (NVIC) and a high-performance DMA controller
- Digital system that includes configurable Universal Digital Blocks (UDBs) and specific function peripherals, such as USB, I2C and SPI
- Analog subsystem that includes 20-bit Delta Sigma converters (ADC), SAR ADCs, 8-bit DACs that can be configured for 12-bit operation, comparators, op amps and configurable switched capacitor (SC) and continuous time (CT) blocks to create PGAs, TIAs, mixers, and more
- Several types of memory elements, including SRAM, flash, and EEPROM
- Programming and debug system through JTAG, serial wire debug (SWD), and single wire viewer (SWV)
- · Flexible routing to all pins

Figure 1 shows the major components of a typical <u>CY8C58LP</u> family member PSoC 5 device. For details on all the systems listed above, please refer to the <u>PSoC 5 Technical Reference Manual</u>.




Figure 1. CY8C58LP Device Family Block Diagram



Table 1 lists the key characteristics of this device.

Table 1. Device Characteristics

| Name | Value | |
|----------------------|----------------------------|--|
| Part Number | CY8C5868AXI-LP035 | |
| Package Name | 100-TQFP | |
| Architecture | PSoC 5 | |
| Family | CY8C58LP | |
| CPU speed (MHz) | 67 | |
| Flash size (kBytes) | 256 | |
| SRAM size (kBytes) | 64 | |
| EEPROM size (Bytes) | 2048 | |
| Vdd range (V) | 1.71 to 5.5 | |
| Automotive qualified | No (Industrial Grade Only) | |
| Temp range (Celcius) | -40 to 85 | |
| JTAG ID | 0x2E123069 | |

NOTE: The CPU speed noted above is the maximum available speed. The CPU is clocked by Bus Clock, listed in the <u>System Clocks</u> section below.

Table 2 lists the device resources that this design uses:

Table 2. Device Resources

| Resource Type | Used | Free | Max | % Used |
|---------------------------|------|------|-----|----------|
| Digital Clocks | 8 | 0 | 8 | 100.00 % |
| Analog Clocks | 0 | 4 | 4 | 0.00 % |
| CapSense Buffers | 0 | 2 | 2 | 0.00 % |
| Digital Filter Block | 0 | 1 | 1 | 0.00 % |
| Interrupts | 6 | 26 | 32 | 18.75 % |
| Ю | 11 | 61 | 72 | 15.28 % |
| Segment LCD | 0 | 1 | 1 | 0.00 % |
| CAN 2.0b | 0 | 1 | 1 | 0.00 % |
| I2C | 0 | 1 | 1 | 0.00 % |
| USB | 0 | 1 | 1 | 0.00 % |
| DMA Channels | 2 | 22 | 24 | 8.33 % |
| Timer | 0 | 4 | 4 | 0.00 % |
| UDB | | | | |
| Macrocells | 123 | 69 | 192 | 64.06 % |
| Unique P-terms | 166 | 218 | 384 | 43.23 % |
| Total P-terms | 175 | | | |
| Datapath Cells | 10 | 14 | 24 | 41.67 % |
| Status Cells | 9 | 15 | 24 | 37.50 % |
| Status Registers | 1 | | | |
| Statusl Registers | 5 | | | |
| Sync Cells (x1) | 1 | | | |
| Routed Count7 Load/Enable | 2 | | | |
| Control Cells | 6 | 18 | 24 | 25.00 % |
| Control Registers | 4 | | | |
| Count7 Cells | 2 | | | |
| Opamp | 0 | 4 | 4 | 0.00 % |
| Comparator | 0 | 4 | 4 | 0.00 % |
| Delta-Sigma ADC | 0 | 1 | 1 | 0.00 % |
| LPF | 0 | 2 | 2 | 0.00 % |
| SAR ADC | 1 | 1 | 2 | 50.00 % |




| Resource Type | Used | Free | Max | % Used |
|-----------------------|------|------|-----|--------|
| Analog (SC/CT) Blocks | 0 | 4 | 4 | 0.00 % |
| DAC | | | | |
| VIDAC | 0 | 4 | 4 | 0.00 % |



2 Pins

Figure 2 shows the pin layout of this device.

Figure 2. Device Pin Layout





2.1 Hardware Pins

Table 3 contains information about the pins on this device in device pin order. (No connection ["n/c"] pins have been omitted.)

Table 3. Device Pins

| Pin | Port | Name | Туре | Drive Mode | Reset State |
|--|---|---|--|-------------------|---|
| 1 | P2[5] | GPIO [unused] | | | HiZ Analog Unb |
| 2 | P2[6] | GPIO [unused] | | | HiZ Analog Unb |
| 3 | P2[7] | GPIO [unused] | | | HiZ Analog Unb |
| 4 | P12[4] | SIO [unused] | | | HiZ Analog Unb |
| 5 | P12[5] | SIO [unused] | | | HiZ Analog Unb |
| 6 | P6[4] | GPIO [unused] | | | HiZ Analog Unb |
| 7 | P6[5] | GPIO [unused] | | | HiZ Analog Unb |
| 8 | P6[6] | GPIO [unused] | | | HiZ Analog Unb |
| 9 | P6[7] | GPIO [unused] | | | HiZ Analog Unb |
| 10 | VSSB | VSSB | Dedicated | | |
| 11 | IND | IND | Dedicated | | |
| 12 | VB | VB | Dedicated | | |
| 13 | VBAT | VBAT | Dedicated | | |
| 14 | VSSD | VSSD | Power | | |
| 15 | XRES_N | XRES_N | Dedicated | | |
| 16 | P5[0] | GPIO [unused] | | | HiZ Analog Unb |
| 17 | P5[1] | GPIO [unused] | | | HiZ Analog Unb |
| 18 | P5[2] | GPIO [unused] | | | HiZ Analog Unb |
| 19 | P5[3] | GPIO [unused] | | | HiZ Analog Unb |
| 20 | P1[0] | Debug:SWD_IO | Reserved | | |
| 21 | P1[1] | Debug:SWD_CK | Reserved | | |
| 22 | P1[2] | GPIO [unused] | | | HiZ Analog Unb |
| 23 | P1[3] | Debug:SWV | Reserved | | |
| 24 | P1[4] | GPIO [unused] | | | HiZ Analog Unb |
| 25 | P1[5] | GPIO [unused] | | | HiZ Analog Unb |
| 26 | VDDIO1 | VDDIO1 | Power | | |
| 27 | P1[6] | GPIO [unused] | | | HiZ Analog Unb |
| 28 | P1[7] | GPIO [unused] | | | HiZ Analog Unb |
| 29 | P12[6] | SIO [unused] | | | HiZ Analog Unb |
| 30 | P12[7] | SIO [unused] | | | HiZ Analog Unb |
| 31 | P5[4] | GPIO [unused] | | | HiZ Analog Unb |
| 32 | P5[5] | GPIO [unused] | | | HiZ Analog Unb |
| 33 | P5[6] | GPIO [unused] | | | HiZ Analog Unb |
| 34 | P5[7] | GPIO [unused] | | | HiZ Analog Unb |
| 35 | P15[6] | USB IO [unused] | | | HiZ Analog Unb |
| 36 | P15[7] | USB IO [unused] | | | HiZ Analog Unb |
| 37 | VDDD | VDDD | Power | | _ |
| 38 | VSSD | VSSD | Power | | |
| 39 | VCCD | VCCD | Power | | |
| 42 | P15[0] | GPIO [unused] | | | HiZ Analog Unb |
| 43 | | GPIO [unused] | | | HiZ Analog Unb |
| 44 | | Pin_Speed | Dgtl In | HiZ digital | |
| 45 | | | | <u> </u> | HiZ Analog Unb |
| 46 | | | | | HiZ Analog Unb |
| 47 | P3[3] | Pin_Voltage | A/D Out | HiZ analog | HiZ Analog Unb |
| 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 42 43 44 45 46 | P1[0] P1[1] P1[2] P1[3] P1[4] P1[5] VDDIO1 P1[6] P1[7] P12[6] P12[7] P5[4] P5[5] P5[6] P5[7] P15[6] P15[7] VDDD VSSD VCCD P15[0] P15[1] P3[0] P3[1] P3[2] | Debug:SWD_IO Debug:SWD_CK GPIO [unused] Debug:SWV GPIO [unused] GPIO [unused] VDDIO1 GPIO [unused] SIO [unused] SIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] USB IO [unused] USB IO [unused] VDDD VSSD VCCD GPIO [unused] GPIO [unused] GPIO [unused] OSBD VCCD GPIO [unused] GPIO [unused] GPIO [unused] GPIO [unused] OSBD OSSD OSSD OSSD OSSD OSSD OSSD OSSD | Reserved Reserved Power Power Power Power Power Dgtl In | | HiZ Analog Unb |



| Pin | Port | Name | Туре | Drive Mode | Reset State |
|-----|--------|------------------|----------|--------------|----------------|
| 48 | P3[4] | Pin_Current | A/D Out | HiZ analog | HiZ Analog Unb |
| 49 | P3[5] | Pin_Load_Current | A/D Out | HiZ analog | HiZ Analog Unb |
| 50 | VDDIO3 | VDDIO3 | Power | | |
| 51 | P3[6] | Pin_Torque | A/D Out | HiZ analog | HiZ Analog Unb |
| 52 | P3[7] | GPIO [unused] | | | HiZ Analog Unb |
| 53 | P12[0] | SIO [unused] | | | HiZ Analog Unb |
| 54 | P12[1] | SIO [unused] | | | HiZ Analog Unb |
| 55 | P15[2] | GPIO [unused] | | | HiZ Analog Unb |
| 56 | P15[3] | GPIO [unused] | | | HiZ Analog Unb |
| 63 | VCCA | VCCA | Power | | |
| 64 | VSSA | VSSA | Power | | |
| 65 | VDDA | VDDA | Power | | |
| 66 | VSSD | VSSD | Power | | |
| 67 | P12[2] | SIO [unused] | | | HiZ Analog Unb |
| 68 | P12[3] | SIO [unused] | | | HiZ Analog Unb |
| 69 | P4[0] | GPIO [unused] | | | HiZ Analog Unb |
| 70 | P4[1] | GPIO [unused] | | | HiZ Analog Unb |
| 71 | P0[0] | Tx | Dgtl Out | Strong drive | HiZ Analog Unb |
| 72 | P0[1] | Rx | Dgtl In | HiZ digital | HiZ Analog Unb |
| 73 | P0[2] | GPIO [unused] | | | HiZ Analog Unb |
| 74 | P0[3] | GPIO [unused] | | | HiZ Analog Unb |
| 75 | VDDIO0 | VDDIO0 | Power | | |
| 76 | P0[4] | GPIO [unused] | | | HiZ Analog Unb |
| 77 | P0[5] | GPIO [unused] | | | HiZ Analog Unb |
| 78 | P0[6] | GPIO [unused] | | | HiZ Analog Unb |
| 79 | P0[7] | GPIO [unused] | | | HiZ Analog Unb |
| 80 | P4[2] | GPIO [unused] | | | HiZ Analog Unb |
| 81 | P4[3] | GPIO [unused] | | | HiZ Analog Unb |
| 82 | P4[4] | GPIO [unused] | | | HiZ Analog Unb |
| 83 | P4[5] | GPIO [unused] | | | HiZ Analog Unb |
| 84 | P4[6] | GPIO [unused] | | | HiZ Analog Unb |
| 85 | P4[7] | PWM_Out | Dgtl Out | Strong drive | HiZ Analog Unb |
| 86 | VCCD | VCCD | Power | | |
| 87 | VSSD | VSSD | Power | | |
| 88 | VDDD | VDDD | Power | | |
| 89 | P6[0] | GPIO [unused] | | | HiZ Analog Unb |
| 90 | P6[1] | GPIO [unused] | | | HiZ Analog Unb |
| 91 | P6[2] | GPIO [unused] | | | HiZ Analog Unb |
| 92 | P6[3] | GPIO [unused] | | | HiZ Analog Unb |
| 93 | P15[4] | GPIO [unused] | | | HiZ Analog Unb |
| 94 | P15[5] | GPIO [unused] | | | HiZ Analog Unb |
| 95 | P2[0] | GPIO [unused] | | | HiZ Analog Unb |
| 96 | P2[1] | GPIO [unused] | | | HiZ Analog Unb |
| 97 | P2[2] | GPIO [unused] | | | HiZ Analog Unb |
| 98 | P2[3] | GPIO [unused] | | | HiZ Analog Unb |
| 99 | P2[4] | GPIO [unused] | | | HiZ Analog Unb |
| 100 | VDDIO2 | VDDIO2 | Power | | |

Abbreviations used in Table 3 have the following meanings:

- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- A/D Out = Analog / Digital Output
- HiZ analog = High impedance analog



• Dgtl Out = Digital Output



2.2 Hardware Ports

Table 4 contains information about the pins on this device in device port order. (No connection ["n/c"], power and dedicated pins have been omitted.)

Table 4. Device Ports

| Port | Pin | Name | Type | Drive Mode | Reset State |
|--------|-----|-----------------|----------|--------------|----------------|
| P0[0] | 71 | Tx | Dgtl Out | Strong drive | HiZ Analog Unb |
| P0[1] | 72 | Rx | Dgtl In | HiZ digital | HiZ Analog Unb |
| P0[2] | 73 | GPIO [unused] | | | HiZ Analog Unb |
| P0[3] | 74 | GPIO [unused] | | | HiZ Analog Unb |
| P0[4] | 76 | GPIO [unused] | | | HiZ Analog Unb |
| P0[5] | 77 | GPIO [unused] | | | HiZ Analog Unb |
| P0[6] | 78 | GPIO [unused] | | | HiZ Analog Unb |
| P0[7] | 79 | GPIO [unused] | | | HiZ Analog Unb |
| P1[0] | 20 | Debug:SWD_IO | Reserved | | |
| P1[1] | 21 | Debug:SWD_CK | Reserved | | |
| P1[2] | 22 | GPIO [unused] | | | HiZ Analog Unb |
| P1[3] | 23 | Debug:SWV | Reserved | | |
| P1[4] | 24 | GPIO [unused] | | | HiZ Analog Unb |
| P1[5] | 25 | GPIO [unused] | | | HiZ Analog Unb |
| P1[6] | 27 | GPIO [unused] | | | HiZ Analog Unb |
| P1[7] | 28 | GPIO [unused] | | | HiZ Analog Unb |
| P12[0] | 53 | SIO [unused] | | | HiZ Analog Unb |
| P12[1] | 54 | SIO [unused] | | | HiZ Analog Unb |
| P12[2] | 67 | SIO [unused] | | | HiZ Analog Unb |
| P12[3] | 68 | SIO [unused] | | | HiZ Analog Unb |
| P12[4] | 4 | SIO [unused] | | | HiZ Analog Unb |
| P12[5] | 5 | SIO [unused] | | | HiZ Analog Unb |
| P12[6] | 29 | SIO [unused] | | | HiZ Analog Unb |
| P12[7] | 30 | SIO [unused] | | | HiZ Analog Unb |
| P15[0] | 42 | GPIO [unused] | | | HiZ Analog Unb |
| P15[1] | 43 | GPIO [unused] | | | HiZ Analog Unb |
| P15[2] | 55 | GPIO [unused] | | | HiZ Analog Unb |
| P15[3] | 56 | GPIO [unused] | | | HiZ Analog Unb |
| P15[4] | 93 | GPIO [unused] | | | HiZ Analog Unb |
| P15[5] | 94 | GPIO [unused] | | | HiZ Analog Unb |
| P15[6] | 35 | USB IO [unused] | | | HiZ Analog Unb |
| P15[7] | 36 | USB IO [unused] | | | HiZ Analog Unb |
| P2[0] | 95 | GPIO [unused] | | | HiZ Analog Unb |
| P2[1] | 96 | GPIO [unused] | | | HiZ Analog Unb |
| P2[2] | 97 | GPIO [unused] | | | HiZ Analog Unb |
| P2[3] | 98 | GPIO [unused] | | | HiZ Analog Unb |
| P2[4] | 99 | GPIO [unused] | | | HiZ Analog Unb |
| P2[5] | 1 | GPIO [unused] | | | HiZ Analog Unb |
| P2[6] | 2 | GPIO [unused] | | | HiZ Analog Unb |
| P2[7] | 3 | GPIO [unused] | | | HiZ Analog Unb |
| P3[0] | 44 | Pin_Speed | Dgtl In | HiZ digital | HiZ Analog Unb |
| P3[1] | 45 | GPIO [unused] | | | HiZ Analog Unb |
| P3[2] | 46 | GPIO [unused] | | | HiZ Analog Unb |
| P3[3] | 47 | Pin_Voltage | A/D Out | HiZ analog | HiZ Analog Unb |
| P3[4] | 48 | Pin_Current | A/D Out | HiZ analog | HiZ Analog Unb |



| Port | Pin | Name | Type | Drive Mode | Reset State |
|-------|-----|------------------|----------|--------------|----------------|
| P3[5] | 49 | Pin_Load_Current | A/D Out | HiZ analog | HiZ Analog Unb |
| P3[6] | 51 | Pin_Torque | A/D Out | HiZ analog | HiZ Analog Unb |
| P3[7] | 52 | GPIO [unused] | | | HiZ Analog Unb |
| P4[0] | 69 | GPIO [unused] | | | HiZ Analog Unb |
| P4[1] | 70 | GPIO [unused] | | | HiZ Analog Unb |
| P4[2] | 80 | GPIO [unused] | | | HiZ Analog Unb |
| P4[3] | 81 | GPIO [unused] | | | HiZ Analog Unb |
| P4[4] | 82 | GPIO [unused] | | | HiZ Analog Unb |
| P4[5] | 83 | GPIO [unused] | | | HiZ Analog Unb |
| P4[6] | 84 | GPIO [unused] | | | HiZ Analog Unb |
| P4[7] | 85 | PWM_Out | Dgtl Out | Strong drive | HiZ Analog Unb |
| P5[0] | 16 | GPIO [unused] | | | HiZ Analog Unb |
| P5[1] | 17 | GPIO [unused] | | | HiZ Analog Unb |
| P5[2] | 18 | GPIO [unused] | | | HiZ Analog Unb |
| P5[3] | 19 | GPIO [unused] | | | HiZ Analog Unb |
| P5[4] | 31 | GPIO [unused] | | | HiZ Analog Unb |
| P5[5] | 32 | GPIO [unused] | | | HiZ Analog Unb |
| P5[6] | 33 | GPIO [unused] | | | HiZ Analog Unb |
| P5[7] | 34 | GPIO [unused] | | | HiZ Analog Unb |
| P6[0] | 89 | GPIO [unused] | | | HiZ Analog Unb |
| P6[1] | 90 | GPIO [unused] | | | HiZ Analog Unb |
| P6[2] | 91 | GPIO [unused] | | | HiZ Analog Unb |
| P6[3] | 92 | GPIO [unused] | | | HiZ Analog Unb |
| P6[4] | 6 | GPIO [unused] | | | HiZ Analog Unb |
| P6[5] | 7 | GPIO [unused] | | | HiZ Analog Unb |
| P6[6] | 8 | GPIO [unused] | | | HiZ Analog Unb |
| P6[7] | 9 | GPIO [unused] | | | HiZ Analog Unb |

Abbreviations used in Table 4 have the following meanings:

- Dgtl Out = Digital Output
- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- HiZ digital = High impedance digital
- A/D Out = Analog / Digital Output
- HiZ analog = High impedance analog



2.3 Software Pins

Table 5 contains information about the software pins on this device in alphabetical order. (Only software-accessible pins are shown.)

Table 5. Software Pins

| Name | Port | Type | Reset State |
|------------------|-------|----------|----------------|
| Debug:SWD_CK | P1[1] | Reserved | |
| Debug:SWD_IO | P1[0] | Reserved | |
| Debug:SWV | P1[3] | Reserved | |
| Pin_Current | P3[4] | A/D Out | HiZ Analog Unb |
| Pin_Load_Current | P3[5] | A/D Out | HiZ Analog Unb |
| Pin_Speed | P3[0] | Dgtl In | HiZ Analog Unb |
| Pin_Torque | P3[6] | A/D Out | HiZ Analog Unb |
| Pin_Voltage | P3[3] | A/D Out | HiZ Analog Unb |
| PWM_Out | P4[7] | Dgtl Out | HiZ Analog Unb |
| Rx | P0[1] | Dgtl In | HiZ Analog Unb |
| Tx | P0[0] | Dgtl Out | HiZ Analog Unb |

Abbreviations used in Table 5 have the following meanings:

- A/D Out = Analog / Digital Output
- HiZ Analog Unb = Hi-Z Analog Unbuffered
- Dgtl In = Digital Input
- Dgtl Out = Digital Output

For more information on reading, writing and configuring pins, please refer to:

- Pins chapter in the **System Reference Guide**
 - CyPins API routines
- Programming Application Interface section in the cy_pins component datasheet



3 System Settings

3.1 System Configuration

Table 6. System Configuration Settings

| Name | Value |
|---|------------|
| Device Configuration Mode | Compressed |
| Enable Error Correcting Code (ECC) | False |
| Store Configuration Data in ECC Memory | True |
| Instruction Cache Enabled | True |
| Enable Fast IMO During Startup | True |
| Unused Bonded IO | Disallowed |
| Heap Size (bytes) | 0x1000 |
| Stack Size (bytes) | 0x4000 |
| Include CMSIS Core Peripheral Library Files | True |

3.2 System Debug Settings

Table 7. System Debug Settings

| Name | Value |
|--------------------------|-----------------|
| Debug Select | SWD+SWV (serial |
| | wire debug and |
| | viewer) |
| Enable Device Protection | False |
| Embedded Trace (ETM) | False |
| Use Optional XRES | False |

3.3 System Operating Conditions

Table 8. System Operating Conditions

| Name | Value |
|-------------------|---------|
| Variable VDDA | False |
| VDDA (V) | 5.0 |
| VDDD (V) | 5.0 |
| VDDIO0 (V) | 5.0 |
| VDDIO1 (V) | 5.0 |
| VDDIO2 (V) | 5.0 |
| VDDIO3 (V) | 5.0 |
| Temperature Range | -40C - |
| | 85/125C |



4 Clocks

The clock system includes these clock resources:

- Four internal clock sources increase system integration:
 - o 3 to 74.7 MHz Internal Main Oscillator (IMO) ±1% at 3 MHz
 - o 1 kHz, 33 kHz, and 100 kHz Internal Low Speed Oscillator (ILO) outputs
 - 12 to 80 MHz clock doubler output, sourced from IMO, MHz External Crystal Oscillator (MHzECO), and Digital System Interconnect (DSI)
 - 24 to 80 MHz fractional Phase-Locked Loop (PLL) sourced from IMO, MHzECO, and DSI
- Clock generated using a DSI signal from an external I/O pin or other logic
- Two external clock sources provide high precision clocks:
 - o 4 to 25 MHz External Crystal Oscillator (MHzECO)
 - o 32.768 kHz External Crystal Oscillator (kHzECO) for Real Time Clock (RTC)
- Dedicated 16-bit divider for bus clock
- Eight individually sourced 16-bit clock dividers for the digital system peripherals
- Four individually sourced 16-bit clock dividers with skew for the analog system peripherals
- IMO has a USB mode that synchronizes to USB host traffic, requiring no external crystal for USB. (USB equipped parts only)




Figure 3. System Clock Configuration



4.1 System Clocks

Table 9 lists the system clocks used in this design.

Table 9. System Clocks

| Name | Domain | Source | Desired | Nominal | Accuracy | Start | Enabled |
|----------------|---------|------------|---------|---------|----------|-------|---------|
| | | | Freq | Freq | (%) | at | |
| | | | | | | Reset | |
| BUS_CLK | DIGITAL | MASTER_CLK | ? MHz | 24 MHz | ±1 | True | True |
| PLL_OUT | DIGITAL | IMO | 24 MHz | 24 MHz | ±1 | True | True |
| MASTER_CLK | DIGITAL | PLL_OUT | ? MHz | 24 MHz | ±1 | True | True |
| IMO | DIGITAL | | 3 MHz | 3 MHz | ±1 | True | True |
| ILO | DIGITAL | | ? MHz | 1 kHz | -50,+100 | True | True |
| USB_CLK | DIGITAL | IMO | 48 MHz | ? MHz | ±0 | False | False |
| XTAL | DIGITAL | | 24 MHz | ? MHz | ±0 | False | False |
| XTAL 32kHz | DIGITAL | | 32.768 | ? MHz | ±0 | False | False |
| | | | kHz | | | | |
| Digital Signal | DIGITAL | | ? MHz | ? MHz | ±0 | False | False |

4.2 Local and Design Wide Clocks

Local clocks drive individual analog and digital blocks. Design wide clocks are a user-defined optimization, where two or more analog or digital blocks that share a common clock profile (frequency, etc) can be driven from the same clock divider output source.

Figure 4. Local and Design Wide Clock Configuration




Table 10 lists the local clocks used in this design.

Table 10. Local Clocks

| Name | Domain | Source | Desired Freq | Nominal Freq | Accuracy (%) | Start at Reset | Enabled |
|--------------------------|---------|------------|-----------------|-----------------|-----------------|----------------------|---------|
| AD_konverter BusClock | DIGITAL | BUS_CLK | ? MHz | 24 MHz | ±1 | True | True |
| Counter_Clock | DIGITAL | MASTER_CLK | 24 MHz | 24 MHz | ±1 | True | True |
| PWM_Clock | DIGITAL | PLL_OUT | 5.45 MHz | 6 MHz | ±1 | True | True |
| AD_konverter IntClock | DIGITAL | MASTER_CLK | 1.28 MHz | 1.263 MHz | ±1 | True | True |
| UART_IntClock | DIGITAL | MASTER_CLK | 460.8 kHz | 461.538 kHz | ±1 | True | True |
| Speed_Clock | DIGITAL | MASTER_CLK | 100 kHz | 100 kHz | ±1 | True | True |
| Sample_Clock | DIGITAL | MASTER_CLK | 20 kHz | 20 kHz | ±1 | True | True |



| Name | Domain | Source | Desired Freq | Nominal Freq | Accuracy (%) | Start at Reset | Enabled |
|---------------------|---------|--------|-----------------|-----------------|-----------------|----------------------|---------|
| Regulation Clock | DIGITAL | IMO | 100 Hz | 100 Hz | ±1 | True | True |
| Log_Clock | DIGITAL | ILO | 5 Hz | 5 Hz | -50,+100 | True | True |

For more information on clocking resources, please refer to:

- Clocking System chapter in the PSoC 5 Technical Reference Manual
- Clocking chapter in the Food 5 rectifical
 Clocking chapter in the System Reference Guide
 CyPLL API routines
 CylMO API routines
 CylLO API routines

 - o CyMaster API routines
 - CyXTAL API routines



5 Interrupts and DMAs

5.1 Interrupts

This design contains the following interrupt components: (0 is the highest priority)

Table 11. Interrupts

| Name | Priority | Vector |
|------------------|----------|--------|
| isr_1 | 1 | 1 |
| isr_4 | 2 | 4 |
| isr_3 | 3 | 3 |
| isr_2 | 4 | 2 |
| isr_5 | 5 | 5 |
| AD_konverter_IRQ | 7 | 0 |

For more information on interrupts, please refer to:

- Interrupt Controller chapter in the PSoC 5 Technical Reference Manual
- Interrupts chapter in the <u>System Reference Guide</u>
 Cylnt API routines and related registers
- Datasheet for cy isr component

5.2 DMAs

This design contains the following DMA components: (0 is the highest priority)

Table 12. DMAs

| Name | Priority | Channel Number |
|-----------------------|----------|-------------------|
| AD_konverter_FinalBuf | 2 | 0 |
| AD_konverter_TempBuf | 2 | 1 |

For more information on DMAs, please refer to:

- PHUB and DMAC chapter in the <u>PSoC 5 Technical Reference Manual</u>
- DMA chapter in the <u>System Reference Guide</u>
 DMA API routines and related registers
- Datasheet for cy dma component



6 Flash Memory

PSoC 5 devices offer a host of Flash protection options and device security features that you can leverage to meet the security and protection requirements of an application. These requirements range from protecting configuration settings or Flash data to locking the entire device from external access.

Table 13 lists the Flash protection settings for your design.

Table 13. Flash Protection Settings

| Start Address | End Address | Protection Level |
|------------------|----------------|------------------|
| 0x0 | 0x3FFFF | U - Unprotected |

Flash memory is organized as rows with each row of flash having 256 bytes. Each flash row can be assigned one of four protection levels:

- U Unprotected
- F Factory Upgrade
- R Field Upgrade
- W Full Protection

For more information on Flash memory and protection, please refer to:

- Flash Protection chapter in the PSoC 5 Technical Reference Manual
- Flash and EEPROM chapter in the System Reference Guide
 - o CyWrite API routines
 - CyFlash API routines




7 Design Contents

This design's schematic content consists of the following schematic sheet:

7.1 Schematic Sheet: Page 1

Figure 5. Schematic Sheet: Page 1



This schematic sheet contains the following component instances:

- Instance <u>AD_konverter</u> (type: ADC_SAR_SEQ_v2_0)
- Instance Counter_v3_0)
- Instance <u>PWM_Regulering</u> (type: PWM_v3_30)
- Instance <u>PWM_Speed</u> (type: PWM_v3_30)
- Instance <u>UART</u>(type: UART_v2_50)



8 Components

8.1 Component type: ADC_SAR_SEQ [v2.0]

8.1.1 Instance AD_konverter

Description: Sequencing Successive Approximation ADC

Instance type: ADC_SAR_SEQ [v2.0]

Datasheet: online component datasheet for ADC_SAR_SEQ

Table 14. Component Parameters for AD_konverter

| Parameter Name | Value | Description |
|-------------------|--------------------------------------|---|
| Adjust | Sample rate | Selects which parameter (Scan Rate or Clock Freq) will be adjustable by the user |
| ClockSource | Internal | Determines if the clock source will be internal to the component or supplied from a clock source outside the component |
| InputRange | Vssa to Vdda (Single Ended) | Sets the input range of ADC |
| NumChannels | 4 | Sets number of channels which will be scanned by the ADC |
| Reference | Internal Vref | Selects the reference voltage that is used for the SAR ADC |
| Resolution | 12 | Sets the resolution of the SAR ADC |
| rm_int | false | Removes internal interrupt (IRQ) |
| SampleMode | Hardware Triggered | Selects if each scan must be triggered by the SOC terminal or continuously runs after the ADC has been enabled |
| SampleRate | 80000 | May be edited when "Adjust" is set to "Sample Rate". Otherwize is updated based on the clock frequency, number of channels, averaging and acquisition parameters. |
| VrefValue | 2.5 | Displays the reference voltage value that is used for the SAR ADC reference. |

8.2 Component type: Counter [v3.0]

8.2.1 Instance Counter_Speed

Description: 8, 16, 24 or 32-bit Counter

Instance type: Counter [v3.0]

Datasheet: online component datasheet for Counter

Table 15. Component Parameters for Counter_Speed



| Parameter Name | Value | Description |
|--------------------------|------------------------|---|
| CaptureMode | Rising Edge | Defines the functionality of the capture input. Default is None which does not have a capture input pin |
| ClockMode | Up Counter | Defines the operation of the counter. \nBasic: Count is incremented on the rising edge of the clock input. \n Clock And_Direction: Clock is incremented or decremented on the rising edge of the clock input based on the direction of the input. \nClock_And_UpCnt DwnCnt: Clock is an oversampling clock. On the rising edge of UpCnt, the counter is incremented and on the rising edge of DwnCnt, the counter is decremented. |
| CompareMode | Software Controlled | Specifies the compare output mode. |
| CompareStatusEdgeSense | true | Specifies whether rising edge sense for interrupt generation with the Compare output will be used. May be disabled to reduce resource usage. |
| CompareValue | 255 | Defines the compare value. Valid vales are from 0 to the period value. |
| EnableMode | Software Only | Choose which enable controls the enable of the counter. This can be either through software with the control register, through hardware with the input pin or a combination of both where both must be active for the counter to be enabled. |
| FixedFunction | false | Defines whether Fixed Function Block usage is required. |
| InterruptOnCapture | true | Enables the counter status register to produce an interrupt output signal on a capture event. |
| InterruptOnCompare | false | Enables the counter status register to produce an interrupt output signal on compare true. |
| InterruptOnOverUnderFlow | false | Enables the counter status register to produce an interrupt output signal on over flow or under flow. |
| InterruptOnTC | false | Enables the counter status register to produce an interrupt output signal on terminal count. |
| Period | 4294967295 | Defines the counter period value in clock counts from 1 to 2^Width-1. |
| ReloadOnCapture | true | Reloads the counter value to a set value on a capture input event. |
| | | |



| Parameter Name | Value | Description |
|-------------------|------------|--|
| ReloadOnCompare | false | Reloads the counter value to a set value on a compare equal event. |
| ReloadOnOverUnder | false | Reloads the counter value to a set value when overflow or underflow is detected. |
| ReloadOnReset | true | Reloads the counter value to a set value when reset input is high. |
| Resolution | 32 | Defines the width of the counter. It can be 8, 16, 24 or 32 (24 or 32 cannot use Fixed Function block). |
| RunMode | Continuous | Define the hardware operation to run continuously or run till a terminal count. |
| UseInterrupt | true | Allows for complete optimization of resource usage down to removing the status register if not required by the user. |

8.3 Component type: PWM [v3.30]

8.3.1 Instance PWM_Regulering

Description: 8 or 16-bit Pulse Width Modulator

Instance type: PWM [v3.30]

Datasheet: online component datasheet for PWM

Table 16. Component Parameters for PWM_Regulering

| Parameter Name | Value | Description |
|------------------------|----------|--|
| CaptureMode | None | Defines the functionality of the capture Input. The parameter determines which signal on the capture input is required to capture the current count value to the FIFO. |
| CompareStatusEdgeSense | true | Enables edge sense detection on compare outputs for use in edge sensitive interrupts |
| CompareType1 | Less | Sets the compare value comparison type setting for the compare 1 output |
| CompareType2 | Less | Sets the compare value comparison type setting for the compare 2 output |
| CompareValue1 | 0 | Compares Output 1 to value |
| CompareValue2 | 63 | Compares Output 2 to value |
| DeadBand | Disabled | Defines whether dead band outputs are desired or not. |
| DeadTime | 1 | Defines the number of required dead band clock cycles |
| DitherOffset | 0.00 | Allows the user to implement dither to get more bits out of a 8 or 16 bit PWM. |



| Parameter Name | Value | Description |
|-----------------|---------------|--|
| EnableMode | Software Only | Specifies the method of enabling the PWM. This can be either hardware or software. |
| FixedFunction | false | Determines whether the fixed function counter timer is used or the UDB implementation is used. |
| InterruptOnCMP1 | false | Enables the interrupt on compare1 true event |
| InterruptOnCMP2 | false | Enables the interrupt on compare2 true event |
| InterruptOnKill | false | Enables the interrupt on a kill event |
| InterruptOnTC | false | Enables the interrupt on terminal count event |
| KillMode | Disabled | Parameter to select the kill mode for build time. |
| MinimumKillTime | 1 | Sets the minimum number of clock cycles that a kill must be active on the outputs when KillMode is set to Minimum Kill Time mode |
| Period | 255 | Defines the PWM period value |
| PWMMode | One Output | Defines the overall mode of the PWM |
| Resolution | 8 | Defines the bit width of the PWM (8 or 16 bits) |
| RunMode | Continuous | Defines the run mode options to be either continuous or one shot |
| TriggerMode | None | Determines the mode of starting the PWM, i.e. triggering the PWM counter to start |
| UseInterrupt | true | Enables the placement and usage of the status register |

8.3.2 Instance PWM_Speed

Description: 8 or 16-bit Pulse Width Modulator Instance type: PWM [v3.30]

Datasheet: online component datasheet for PWM

Table 17. Component Parameters for PWM_Speed

| Parameter Name | Value | Description |
|------------------------|---------------|--|
| CaptureMode | None | Defines the functionality of the capture Input. The parameter determines which signal on the capture input is required to capture the current count value to the FIFO. |
| CompareStatusEdgeSense | true | Enables edge sense detection on compare outputs for use in edge sensitive interrupts |
| CompareType1 | Less or Equal | Sets the compare value comparison type setting for the compare 1 output |



| Parameter Name | Value | Description |
|-----------------|---------------|--|
| CompareType2 | Less | Sets the compare value comparison type setting for the compare 2 output |
| CompareValue1 | 4999 | Compares Output 1 to value |
| CompareValue2 | 63 | Compares Output 2 to value |
| DeadBand | Disabled | Defines whether dead band outputs are desired or not. |
| DeadTime | 1 | Defines the number of required dead band clock cycles |
| DitherOffset | 0.00 | Allows the user to implement dither to get more bits out of a 8 or 16 bit PWM. |
| EnableMode | Software Only | Specifies the method of enabling the PWM. This can be either hardware or software. |
| FixedFunction | false | Determines whether the fixed function counter timer is used or the UDB implementation is used. |
| InterruptOnCMP1 | true | Enables the interrupt on compare1 true event |
| InterruptOnCMP2 | false | Enables the interrupt on compare2 true event |
| InterruptOnKill | false | Enables the interrupt on a kill event |
| InterruptOnTC | false | Enables the interrupt on terminal count event |
| KillMode | Disabled | Parameter to select the kill mode for build time. |
| MinimumKillTime | 1 | Sets the minimum number of clock cycles that a kill must be active on the outputs when KillMode is set to Minimum Kill Time mode |
| Period | 9999 | Defines the PWM period value |
| PWMMode | One Output | Defines the overall mode of the PWM |
| Resolution | 16 | Defines the bit width of the PWM (8 or 16 bits) |
| RunMode | Continuous | Defines the run mode options to be either continuous or one shot |
| TriggerMode | None | Determines the mode of starting the PWM, i.e. triggering the PWM counter to start |
| UseInterrupt | true | Enables the placement and usage of the status register |

8.4 Component type: UART [v2.50]

8.4.1 Instance UART

Description: Universal Asynchronous Receiver Transmitter

Instance type: UART [v2.50]

Datasheet: online component datasheet for UART

Table 18. Component Parameters for UART



| Address1 0 This parameter specifies the RX Hardware Address #1. Address2 0 This parameter specifies the RX Hardware Address #1. BaudRate 57600 Sets the target baud rate. Specifies the the RX Hardware Address #2. BaudRate 57600 Sets the target baud rate. Specifies the break signal length for the RX (detection) channel. BreakBitsTX 13 Specifies the break signal length for the TX channel. BreakDetect false Enables the break detect hardware. CRCoutputsEn false Enables the Drac dutputs. EnintRXInterrupt false Enables the Internal RX interrupt configuration and the ISR. EnintTXInterrupt false Enables the internal TX interrupt configuration and the ISR. EnintTXInterrupt false Enables the flow control signals. HalfDuplexEn false Enables the flow control signals. HalfDuplexEn false Enables the internal TX enable signal output. InternalClock true Enables the external TX enable signal output. InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on "TX CIPCO on TX CIPCO on "TX CIPCO on TX CIPCO on "TX CIPCO on TX CIPCO on trull event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on "TX CIPCO on trull event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address detected event by default on the part of the interrupt on the address on the control of the interrupt on CIPCO on TX CIPCO on the control of the interrupt on one control of | Parameter Name | Value | Description |
|--|----------------------------|-------|---------------------------------------|
| Address2 0 This parameter specifies the RX Hardware Address #2. BaudRate 57600 Sets the target baud rate. Specifies the break signal length for the RX (detection) channel. BreakBitsTX 13 Specifies the break signal length for the RX (detection) channel. BreakDetect false Enables the break detect hardware. GRCoutputsEn false Enables the CRC outputs. Enables the internupt on the RX (detection) channel. BreakDetect false Enables the CRC outputs. Enables the internal RX interrupt configuration and the ISR. EnInttRXInterrupt false Enables the internal TX interrupt configuration and the ISR. EnlowControl None Enable the flow control signals. FlowControl signals. Enables half duplex mode on the RX Half of the UART module. HwTXEnSignal true Enables the internal TX enable signal output. InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO empty" event. This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO ont full" event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO ont full" event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address detected event by default intonAddressMatch false Enables the interrupt on hardware address detected event by default intonBreak false Enables the interrupt on on or TX FIFO not full event. IntOnAddressMatch false Enables the interrupt on hardware address detected event by default intonBreak false Enables the interrupt on or hardware address detected event by default intonParityError false Enables the interrupt on parity default enables the interrupt on a parity default intonStopError false Enables the interrupt on stop error event by default error event by defaul | | | |
| BaudRate 57600 Sets the target baud rate. BreakBitsRX 13 Specifies the break signal length for the RX (detection) channel. BreakBitsTX 13 Specifies the break signal length for the RX (detection) channel. BreakBetect false Enables the break signal length for the TX channel. BreakDetect false Enables the break detect hardware. CRCoutputsEn false Enables the CRC outputs. EnintRXInterrupt false Enables the internal RX interrupt configuration and the ISR. EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. FlowControl None Enable the flow control signals. HalfDuplexEn false Enables the external TX enable signal output. HwTXEnSignal true Enables the external TX enable signal output. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO ont full' event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address detected event by default intonAddressMatch false Enables the interrupt on hardware address detected event by default intonByteRcvd true Enables the interrupt on practice of the control of the | | | |
| BaudRate S7600 Sets the target baud rate. | Address2 | 0 | |
| BreakBitsRX | | | |
| length for the RX (detection) channel. | | | |
| BreakBitsTX 13 Specifies the break signal length for the TX channel. BreakDetect false Enables the break detect hardware. CRCoutputsEn false Enables the Dete ketect hardware. EnIntRXInterrupt false Enables the internal RX interrupt configuration and the ISR. EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. FlowControl None Enable the flow control signals. HalfDuplexEn false Enables half duplex mode on the RX Half of the UART module. HwTXEnSignal true Enables the external TX enable signal output. InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on "TX complete" event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO empty" event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO full" event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO full" event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address detected event by default intonAddressMatch false Enables the interrupt on hardware address match detected event by default intonBreak false Enables the interrupt on Power and the Signal detected event by default intonParityError false Enables the interrupt on overrun error event by default intonParityError false Enables the interrupt on parity error event by default error event by default nonDataBits Breakles to under the Data Bits. | BreakBitsRX | 13 | |
| BreakBitsTX | | | |
| BreakDetect false Enables the break detect hardware. CRCoutputsEn false Enables the Dreak detect hardware. CRCoutputsEn false Enables the CRC outputs. EnIntRXInterrupt false Enables the internal RX interrupt configuration and the ISR. EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. FlowControl None Enable the flow control signals. HalfDuplexEn false Enables half duplex mode on the RX Half of the UART module. HwTXEnSignal true Enables the external TX enable signal output. InternalClock true Enables the external TX enable signal output. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on TX FIFO empty event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on TX FIFO empty event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on TX FIFO ont full' event. InterruptOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on PX byte received event by default IntOnOverrunError false Enables the interrupt on parity error event by default IntOnParityError false Enables the interrupt on overrun error event by default IntOnStopError false Enables the interrupt on pating error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits | Down LDW TV | 40 | |
| BreakDetect | BreakBits I X | 13 | |
| CRCoutputsEn false Enables the CRC outputs. EnIntRXInterrupt false Enables the CRC outputs. EnIntRXInterrupt false Enables the internal RX interrupt configuration and the ISR. EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. FlowControl None Enable the flow control signals. HalfDuplexEn false Enables half duplex mode on the RX Half of the UART module. HwTXEnSignal true Enables the external TX enable signal output. InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on "TX complete" event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO empty" event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on "TX FIFO full" event. InterruptOnTXFifoNotFull false Enables the interrupt on "TX FIFO out full" event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address match detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on overrun error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnDataBits | BreakDetect | false | |
| CRCoutputsEn | DieakDetect | laise | |
| EnIntRXInterrupt false EnIntTXInterrupt false EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. Enough the internal TX interrupt configuration and the ISR. FlowControl None Enable the flow control signals. HalfDuplexEn false false Enables half duplex mode on the RX Half of the UART module. HwTXEnSignal true Enables the external TX enable signal output. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on break signal detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on overrun error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnBreak Enables the interrupt on stop error event by default IntOnStopError false Enables the interrupt on stop error event by default | CRCoutoutsEn | false | |
| EnIntTXInterrupt EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. FlowControl HalfDuplexEn false Enable the flow control signals. Flase Enables half duplex mode on the RX Half of the UART module. HwTXEnSignal true Enables the external TX enable signal output. InternalClock true Enables the interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO ont full' event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on Park byte received event by default IntOnBreak false Enables the interrupt on RX byte received event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnParityError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on stop error event by default IntOnStopError false Enables the unmber of data bits. | • | | • |
| EnIntTXInterrupt false Enables the internal TX interrupt configuration and the ISR. FlowControl None Enable the flow control signals. HalfDuplexEn false Enables half duplex mode on the RX Half of the UART module. HwTXEnSignal true Enables the external TX enable signal output. InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address match detected event by default IntOnAddressMatch false Enables the interrupt on break signal detected event by default IntOnBreak false Enables the interrupt on RX byte received event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnParityError false Enables the interrupt on stop error event by default IntOnStopError false Enables the unmber of data bits. | Emili vinemapi | laise | |
| Configuration and the ISR. | | | I . = _ |
| Configuration and the ISR. | EnIntTXInterrupt | false | Enables the internal TX interrupt |
| HalfDuplexEn | · | | |
| true Enables the external TX enable signal output. InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false Enables the interrupt on 'TX FIFO full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits Defines the number of data bits. | FlowControl | None | Enable the flow control signals. |
| HwTXEnSignal true Enables the external TX enable signal output. | HalfDuplexEn | false | |
| HwTXEnSignal true Enables the external TX enable signal output. InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false Enables the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on overrun error event by default IntOnOverrunError false Enables the interrupt on parity error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits Defines the number of data bits. | | | _ |
| Signal output. | | | |
| InternalClock true Enables the internal clock. This parameter removes the clock input pin. InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on parity error event by default Enables the interrupt on stop error event by default Enables the interrupt on stop error event by default Enables the interrupt on stop error event by default | HwTXEnSignal | true | |
| parameter removes the clock input pin. | | | |
| InterruptOnTXComplete true true This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on error event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits Defines the number of data bits. | InternalClock | true | |
| InterruptOnTXComplete true This is an Interrupt mask used to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on break signal detected event by default IntOnBreak false Enables the interrupt on PX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default IntOnStopError false Defines the number of data bits. | | | · · |
| to enable/disable the interrupt on 'TX complete' event. InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on exal byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default Enables the interrupt on overrun error event by default | InterruptOnTYComplete | true | · · · |
| InterruptOnTXFifoEmpty false InterruptOnTXFifoEmpty false InterruptOnTXFifoEmpty false InterruptOnTXFifoFull false InterruptOnTXFifoFull false InterruptOnTXFifoFull false InterruptOnTXFifoFull false InterruptOnTXFifoNotFull false Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false InterruptOnTXFifoNotFull false InterruptOnTXFifoNotFull false InterruptOnTXFifoNotFull false InterruptOnTXFifoNotFull false InterruptOnTXFifoNotFull false Interrupt on full' event. false Interrupt on full' event. false Interrupt on break signal detected event by default IntOnByteRcvd true InterruptOnTXFifoNotFull false InterruptOnTXFifoNotFull | Interruptorri Acompiete | liue | |
| InterruptOnTXFifoEmpty false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO empty' event. InterruptOnTXFifoFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. IntonAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default Enables the interrupt on stop error event by default Enables the interrupt on stop error event by default Enables the interrupt on stop error event by default Enables the interrupt on stop error event by default Enables the interrupt on stop error event by default Enables the interrupt on stop error event by default | | | |
| InterruptOnTXFifoFull InterruptOnTXFifoFull InterruptOnTXFifoFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull InterruptOnTXFifoNotFull IntOnAddressDetect IntOnAddressDetect IntOnAddressMatch IntOnAddressMatch IntOnAddressMatch IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnByteRcvd IntOnOverrunError IntOnOverrunError IntOnParityError IntOnParityError IntOnBreak IntOnParityError IntOnParityError IntOnBreak IntOnBreak IntOnParityError IntOnParityError IntOnParityError IntOnStopError IntOnStopError IntOnStopError IntonBreak IntOnBreak IntOnBreak IntOnParityError IntOnParityError IntOnParityError IntOnParityError IntOnStopError IntOnStopError IntOnStopError IntOnStopError IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnParityError IntOnParityError IntOnParityError IntOnParityError IntOnParityError IntOnParityError IntOnBreak IntOnBreak IntOnBreak IntOnBreak IntOnParityError IntOnParityEr | InterruptOnTXFifoEmpty | false | • |
| InterruptOnTXFifoFull false false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits Defines the number of data bits. | | | to enable/disable the interrupt |
| to enable/disable the interrupt on 'TX FIFO full' event. InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits | | | |
| InterruptOnTXFifoNotFull false false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | InterruptOnTXFifoFull | false | |
| InterruptOnTXFifoNotFull false This is an Interrupt mask used to enable/disable the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits | | | · · · · · · · · · · · · · · · · · · · |
| to enable/disable the interrupt on 'TX FIFO not full' event. IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | Lutania 10 TVE'S NatEall | 6.1 | |
| IntOnAddressDetect false false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | InterruptOn I XFIfoNotFull | Taise | |
| IntOnAddressDetect false Enables the interrupt on hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | | | |
| hardware address detected event by default IntOnAddressMatch false Enables the interrupt on hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | IntOnAddressDetect | false | _ |
| IntOnAddressMatchfalseEnables the interrupt on hardware address match detected event by defaultIntOnBreakfalseEnables the interrupt on break signal detected event by defaultIntOnByteRcvdtrueEnables the interrupt on RX byte received event by defaultIntOnOverrunErrorfalseEnables the interrupt on overrun error event by defaultIntOnParityErrorfalseEnables the interrupt on parity error event by defaultIntOnStopErrorfalseEnables the interrupt on stop error event by defaultNumDataBits8Defines the number of data bits. | | 10.00 | • |
| hardware address match detected event by default IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | | | event by default |
| detected event by default | IntOnAddressMatch | false | Enables the interrupt on |
| IntOnBreak false Enables the interrupt on break signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | | | |
| signal detected event by default IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | | | - |
| IntOnByteRcvd true Enables the interrupt on RX byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | IntOnBreak | false | |
| byte received event by default IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | Lutoup to Durit | 4 | |
| IntOnOverrunError false Enables the interrupt on overrun error event by default IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | INTONBYTERCVO | true | |
| IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | IntOnOverrunError | folco | |
| IntOnParityError false Enables the interrupt on parity error event by default IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | IIIOIIOVeituliElloi | laise | |
| IntOnStopError false Enables the interrupt on stop error event by default NumDataBits 8 Defines the number of data bits. | IntOnParityFrror | false | - |
| IntOnStopErrorfalseEnables the interrupt on stop error event by defaultNumDataBits8Defines the number of data bits. | into in anty Liioi | laise | |
| NumDataBits 8 Defines the number of data bits. | IntOnStopError | false | - |
| NumDataBits 8 Defines the number of data bits. | - · · - · - p — · · · · | | |
| Values can be 5, 6, 7 or 8 bits. | NumDataBits | 8 | |
| | | | |



| ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode RXBufferSize A The size of the RAM space allocated for the RX input buffer. RXEnable The sampling rate. Sets the parity type as Odd, Even or Mark/Space This parameter allows the parity type to be changed through software by using the WriteControlRegister API The size of the RAM space allocated for the RX input buffer. | Parameter Name | Value | Description |
|---|------------------|-------|---------------------------------|
| OverSamplingRate 8 This parameter defines the over sampling rate. ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART | NumStopBits | 1 | |
| RXEnable None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API Rone RXBufferSize 4 The size of the RAM space allocated for the RX in the UART | | | Values can be 1 or 2 bits. |
| ParityType None Sets the parity type as Odd, Even or Mark/Space ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART | OverSamplingRate | 8 | This parameter defines the over |
| ParityTypeSw false false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode RXBufferSize A The size of the RAM space allocated for the RX in put buffer. RXEnable Even or Mark/Space False This parameter allows the parity type to be changed through software by using the WriteControlRegister API Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. | | | sampling rate. |
| ParityTypeSw false This parameter allows the parity type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART | ParityType | None | |
| type to be changed through software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART | | | • |
| software by using the WriteControlRegister API RXAddressMode None Configures the RX hardware address detection mode RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART | ParityTypeSw | false | |
| RXAddressMode RXBufferSize RXEnable RXAddressMode RXBufferSize RXEnable RXAddressMode RXBufferSize RXEnable RXEnable RXBufferSize RXEnable | | | |
| RXAddressMode RXBufferSize RXEnable None Configures the RX hardware address detection mode The size of the RAM space allocated for the RX input buffer. RXEnable Tonfigures the RX hardware address detection mode true Enables the RX in the UART | | | |
| RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART | DVA II. M. I | | |
| RXBufferSize 4 The size of the RAM space allocated for the RX input buffer. RXEnable true Enables the RX in the UART | RXAddressMode | None | |
| allocated for the RX input buffer. RXEnable true Enables the RX in the UART | 7.47 (6.0) | | |
| RXEnable true Enables the RX in the UART | RXBufferSize | 4 | |
| | 57.5 | | - |
| TXBitClkGenDP true When enabled this parameter | | | _ |
| indication of the parameter | TXBitClkGenDP | true | When enabled, this parameter |
| | | | enables the TX clock generation |
| on DataPath resource. When | | | |
| disabled, TX clock is generated from Clock7. | | | |
| TXBufferSize 4 The size of the RAM space | TVRufforSizo | 1 | |
| allocated for the TX output | TABullet Size | 4 | |
| buffer. | | | |
| TXEnable true Enables the TX in the UART | TXEnable | true | Enables the TX in the UART |
| Use23Polling true Allows the use of 2 out of 3 | Use23Polling | true | Allows the use of 2 out of 3 |
| polling resources on the RX | | | polling resources on the RX |
| UART sampler. | | | UART sampler. |



9 Other Resources

The following documents contain important information on Cypress software APIs that might be relevant to this design:

- Standard Types and Defines chapter in the <u>System Reference Guide</u>
 - Software base types
 - Hardware register types
 - Compiler defines
 - Cypress API return codes
 - Interrupt types and macros
- Registers
 - o The full PSoC 5 register map is covered in the PSoC 5 Registers Technical Reference
 - o Register Access chapter in the System Reference Guide
 - § CY_GET API routines § CY_SET API routines
- System Functions chapter in the **System Reference Guide**
 - o General API routines
 - o CyDelay API routines
 - o CyVd Voltage Detect API routines
- Power Management
 - o Power Supply and Monitoring chapter in the PSoC 5 Technical Reference Manual
 - o Low Power Modes chapter in the PSoC 5 Technical Reference Manual
 - o Power Management chapter in the System Reference Guide
 - § CyPm API routines
- Watchdog Timer chapter in the **System Reference Guide**
 - CyWdt API routines
- Cache Management
 - o Cache Controller chapter in the PSoC 5 Technical Reference Manual
 - o Cache chapter in the System Reference Guide
 - § CyFlushCache() API routine