

Assignment 5: Addressing Modes, CPU Organization, and Bus Structures

Auqib Hamid Lone

Department of Computer Science & Engineering, GCET Ganderbal

August 17, 2026

Deadline: Friday, 21 August 2026, 11:59 PM — exactly *two weeks* from issue (07 August 2026). There is no automatic late penalty — if you need more time, ask before the deadline and an extension will be granted (see the course policy in the syllabus).

Answer every question. Show all working for Numerical and Design questions — a bare final answer without the derivation earns partial credit only.

5.1 Conceptual

Q1. A compiler must generate code to access array element $A[i]$ inside a loop, where i changes on every iteration. Explain why direct (absolute) addressing cannot be used for this, and name the addressing mode that should be used instead. Your answer must state *why* the chosen mode's effective-address computation solves the problem direct addressing cannot.

Q2. Both indirect addressing and register-indirect addressing compute an effective address by following a pointer. Explain the mechanism of each, and state which one is cheaper and why, in terms of the number and type of accesses (register vs. memory) required to resolve the effective address.

5.2 Numerical

Q3. An instruction $LOAD\ R1, 30(R3)$ uses displacement addressing, with $[R3] = 2048$. Compute the effective address EA, and state the total cost of this instruction in terms of register and memory accesses.

Q4. The single-bus datapath (as built in this lecture) requires 3 control steps to execute $R1 \leftarrow R2 + R3$. How many control steps does $R4 \leftarrow R5 + R6$ require on the *same* datapath? Justify your answer by writing out the RTL for each control step.

5.3 Design

Q5. Using the single-bus datapath, write the RTL trace (one line per control step, in the same format as the lecture's worked trace) for the instruction $R1 \leftarrow R2 - R3$ (subtraction, not addition). State how many control steps this requires and explain why the count is the same as for addition.

Q6. Using the three-bus datapath, write the RTL for the instruction $R7 \leftarrow R4 + R5$, stating explicitly what value is present on Bus A, Bus B, and Bus C during the single control step. How many control steps does this instruction require on this datapath?