CHAPTER I

i - l	A	<i>છ</i>	c	A.B.C	(A.B.C)		3'	c'	A+B+C'
	0	0	0	0	l	1	1	J	1
	0	0	1	arphi	l	1	1	0	}
	0	1	0	0	١	1	0	١	ļ
	\bar{o}	1	1	0	-	1	0	0	
	1	0	0	0	1	0)	1	
	}	0	1	0		0	Ì	0	
	1	1	0	0	!	0	0	i	
	1		})	0	٥	0	0	0

1-2

ABC	AOB	ABBEC
000	0	0
001	0	}
010	1	
011	1	0
100	, ,	1
101	. 1	0
110	0	<i>O</i> ·
	0)

$$\frac{1-3}{(a)}$$
 A+AB = A(1+B) = A

(b)
$$AB + AB' = A(B + B') = A$$

(C) A'BC + AC =
$$C(A'B+A) = C(A'+A)(B+A) = (A+B)C$$

$$(4) A'B + ABC' + ABC = A'B + AB(C'+C) = A'B + AB = B(A'+A) = B$$

(a)
$$AB + A(CD+CD') = AB+AC(D+D') = A(B+C)$$

(b)
$$(BC' + A'D) (AB' + CD') =$$

$$= ABB'C' + A'AB'D + BCC'D' + A'CD'D = 0$$

$$\frac{1-5}{(a)}(A+B)'(A'+B')' = (A'B')(AB) = 0$$
(b) $A+A'B+A'B' = A+A'(B+B') = A+A' = 1$

$$\frac{1-6}{(a)} F = x'y + xy3'$$

$$= (x+y')(x'+y'+3) = x'y'+xy'+y'+x3+y'3$$

$$= y'(1+x'+x+3)+x3 = y'+x3$$

$$= y'(1+x'+x+3)+x3 = y'+x3$$

$$= y'+x3$$

$$= y'+x3$$

$$= 0+0+0+0=0$$

(c)
$$F + F' = x'y + xy3' + y' + x3(y+y')$$

 $= y'y + xy(3'+3) + y'(1+x3) = x'y + xy + y'$
 $= y(x'+x) + y' = y+y' = 1$

$$\frac{1-7}{(a)} \times \frac{73}{000} = (b) = xy'3 + x'y'3 + xy3$$

$$000 = 0$$

$$000 = 0$$

$$000 = 0$$

$$100 = 0$$

$$100 = 0$$

$$100 = 0$$

$$100 = 0$$

$$100 = 0$$

$$100 = 0$$

$$100 = 0$$


$$100 = 0$$


$$100 = 0$$


$$100 = 0$$

$$100 = 0$$

(c)
$$F = xy'3 + xy'3 + xy'3$$
 (d) Same 2s (2)
= $y'3(x+x') + x3(y+y')$
= $y'3 + x3$
y $y = y'3 + x3$









(i)
$$F = xy + 3'$$


 $F' = x'3 + 1'3$
(ii) $F = (x + 3')(y + 3')$





(2)
$$F = (A+D)(C+D)(A+B+C)$$



F=B'D'+ A3'+AC








$$\frac{1-14}{5} = x'y'3 + x'y3' + xy'3' + xy3$$

$$= x'(y'3+y3') + x(y'3'+y3) = See Fig 1-2$$

$$= x'(y \oplus 3) + x(y \oplus 3)' = (Exclusive - NDR)$$


$$= x \oplus y \oplus 3$$




1-16

×y3	ABC
000	001
001	010
010	011
011	100
100	011
101	100
110	101
	111

C = 3By inspection






When D=0; $J=0, K=1, Q \rightarrow 0$ When D=1; $J=1, K=0, Q \rightarrow 1$

1-18
See text; Section 1-6 for derivation.


$$\frac{1-19}{D_A = x'y + xA}; \quad D_B = x'B + xA ; \quad 3 = B$$



(b)	•		<u>.</u>			0
	Present	T. L.	Next state	outest		
	<u>state</u>	Inputs	51216	001800		
	AB	xy	S A	3		
	00	00	00	0	,	
	00	01	1.0	0		
	00	10	00	0		
	00		00	0		
•	01	00	01			
	01	01			•	
	01	10	00	1		
	01		00	1		
	10	00	00	0		
	TO	01	0	0		
	10	10		0		
	10	. 1	1	. 0		•
		20	01	1		
		01		1		
	7-1-	ĪÖ	1	1		
		-	IT	1		

$$\frac{1-20}{J_A=K_A=X}$$

$$J_8=K_B=L'y$$



1-21 Count up-down binary counter with enable E

- STATY COUNT	al with that the the
State Inputs State Flip-flop	
AB EX AB JAKA, JR	KB E
00 00 00 0 x 0	
00 01 00 0 x 0	$\frac{X}{X}$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\frac{0}{2}$ \times \times \times \times
0 00 0 X X	T ACT TO THE
	$\frac{1}{x}$ \times \times \times \times
10 01 10 X 3 0	$\frac{\chi}{\chi} = \frac{\chi}{\Lambda} = \frac{\chi}$
10 10 01 X 1 13	X = (Bx + B'x')E
11 01 11 X 2 X 2 11 10 10 X 2 X 1	XXXX
11 11 00 X 1 X 1	$\times \times $
	, B
	A.
E	
M X X X X	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
\times \times \times \times	$K_A = (\beta x + \beta x') E$
	- <mark>'</mark> 3 ·
\times	
	•

KB = E


CHAPTER 2


2-1		TTLIC
(a) Inverters - 2 pins each	12/2 = 6 gates	7404
(b) 2-input XOR-3 pins each	12/3 = 4 gates	7486
(c) 3-input DR - 4 pins each	12/4 = 3 gates	
(d) 4-input AND-5 pins each	12/5 agates	7421
(e) 5-input NOR-6 pins each	12/6 = 29xtes	74260
(f) 8-input NAND-9 pins	1 92te	7430
(9) JK flip-flop - 6 pins each	12/6 = 2 FFs	74107

2-2


- (a) 74155 Similar to two decoders as in Fig 2-2.
- (b) 74157 Similar to multiplexers of Fig. 2-5,
- (C) 74194 Similar to register of Fig. 2-9.
- (d) 74163 Similar to counter of Fig. 2-11.

2-3





2-5 Remove the inverter from the E input in Fig. 2-2(2).





or if only $D_0 = 1$:


the outputs $A_0 A_1 A_0 = 000$ Needs one more output

to recognize the all

zeros input condition.









When the parallel load input=1, the clock pulses go through the AND gate and the data inputs are loaded into the register. When the parallel load input=0, the output of the AND gate remains at O.

2-10
The buffer gate does not perform logic. It is used for signal amplification of the clock input.







serial transfer: One bit at a time by shifting.
Parallel transfer: All bits at the same time.

Input serial data by shifting-output data in parallel.

Input data with parallel load - Output data by shifting.



2-18 After the count reaches N-1=1001 the register loads 0000 from inputs.




2-19

	Address	Data
(a)2Kx16=2"x16	lines	lines 16
(b) 64K ×8 = 216 × 16	16	8
(C) $16M \times 32 = 2^{24} \times 32$	24	32
(d) 46 x/4 = 32 /4	2 7	14

$$\frac{2-20}{(2) 2K \times 2 = 4K = 4096 \text{ bytes}}$$
(b) $(4K) = -(4K) = 216 \text{ bytes}$

$$\frac{2-21}{128\times8} = \frac{2^{12}\times2^{4}}{2^{7}\times2^{3}} = 2^{6} = 64 \text{ chips}$$



2-23
12 data inputs + 2 enable inputs + 8 data outputs + 2 for power = 24 PINS www.samy007.blogfa.com

$$\frac{3-1}{(10110)_2} = 32 + 8 + 4 + 2 = 46$$

$$(110101)_2 = 64 + 32 + 16 + 4 + 1 = 117$$

$$(110110100)_2 = 256 + 128 + 32 + 16 + 4 = 436$$

$$\frac{3-2}{(12121)_3} = 3^4 + 2 \times 3^3 + 3^2 + 2 \times 3 + 1 = 81 + 54 + 9 + 6 + 1 = 151$$

$$(4310)_5 = 4 \times 5^3 + 3 \times 5^2 + 5 = 500 + 75 + 5 = 580$$

$$(50)_7 = 5 \times 7 = 35$$

$$(1331)_{10} = 1024 + 128 + 64 + 15 = 2^{11} + 2^{11$$

$$\frac{3-6}{(x^2-10x+31)_Y} = [(x-5)(x-8)]_{10}$$

$$= x^2-(5+8)_{10}x+(40)_{10}x$$
Therefore: $(10)_Y = (13)_{10}$

$$= (31)_Y = 3\times13+1=(40)_{10}$$

$$\begin{array}{c} 3-16 \\ +42 = 0101010 \\ -42 = 1010110 \\ -42 = 1010110 \\ (+42) 0101010 \\ (+29) 0011101 \\ (+29) 001101 \\ (-29) 1010101 \\ (-29) 1$$

3-21	(2)
Decima 16 17 18 19 20 1 23 4 5 4 7 29 31	1 Gray code 11000 11010 11010 11100 11100 11100 11100 11100 11000
20	3620

Decimal	Exess-3 Gray			
9	0010 1010			
10	0110 1010			
11	0110 1110			
12	0110 1111			
13	0110 1101			
14	01101100			
15	0110 0100			
16	01100101			
17	01100111			
18	01100110			
19	0110 0010			
20	01110010			

(b)

- (a) BCD 1000 0110 0010 0000
- (b) x5-3 1011 1001 0101 0011 (c) 2421 1110 1100 0010 0000
- (d) BINDRY 10000110101000 (8192+256+128+32+8+4)

3	-	2	3

Decimal	BCD with even parity	BCD with odd parity
0	0 0000	10000
•	10001	0000-1
2	10010	00010
3	00011	10011
4	10100	00100
5	00101	10101
6	00110	10110
7 8	10111	00111
9	0 1001	11001

$$\frac{3-24}{3984} = 0011 \quad 1111 \quad 1110 \quad 0100$$

$$1100 \quad 0000 \quad 0001 \quad 1011 = 6015$$


AB	y=A+B	C D	1 3 = C ()
00	0	00	0
10) 	10	


$$y = 3$$
 $x = y \oplus 3$
 $O = 0$
 $O = 0$

3-26

Same as in Fig. 3-3 but without the complemented circles in the outputs of the gates,

CHAPTER 4





4-3

p; R1←R2

P'Q: R1←R3

4-4

Connect the 4-line common bus to the four inputs of each register.

Provide a "load" control input in each register.


Provide a clock input for each register.

To transfer from register C to register A:

Apply S,So = 10 (to select C for the bus,)

Enable the load input of A

Apply a clock pulse.



(a) 4 selection lines to select one of 16 registers.

(b) 16 x1 multiplexers

(c) 32 multiplexers, one for each bit of the registers.


4-7


(2) Read memory word specified by the address in AR into register R2.


(b) Write content of register R3 into the memory word specified by the address in AR.


(e) Read memory word specified by the address in R5 and transfer content to R5 (destroys previous value)


4-8











(a)
$$A = 11011001$$

 $B = 10110100$
 $A \leftarrow A \oplus B 01101101$

(a)
$$A = 11011001$$
 $A = 11011001$ $B = 11111101$ (OR) $A \leftarrow A \oplus B = 01101101$ $A \leftarrow A \lor B$

4-19

(2)
$$AR = 11110010$$

 $BR = 111111111$
 $AR = 11110001$ $BR = 11111111$ $CR = 10111001$ $DR = 11101010$

(b)
$$CR = 10111001$$
 $BR = 1111111$ $DR = 11101010$ (AND) $+1$ $CR = 10101000$ $BR = 00000000$ $AR = 1110001$ $DR = 11101010$

4-20 R= 10011100

Arithmetic shift right: 11001110 Avillametie shift left: 00111000 overflow because a

negative number changed to positive

4-21

logical shift left: 10111010 Circular shift right: 01011101 logical shift right: opionio Circular shift left; 01011100

 $\frac{4-22}{S=1}$ Shift left A, A, A, A, IL $H = \frac{1000100}{\text{shift left}}$

- (2) Cannot complement and increment the same register at the same time.
- (b) Cannot transfer two different values (Rand R3) to the same register (RI) at the same time,
- (e) Cannot transfer a new value into a register (PC) and increment the original value by one at the same time.

CHAPTER 5

$$\frac{5-1}{256K = 2^8 \times 2^{10} = 2^{18}}$$

$$64 = 2^6$$

(a) Address: 18 bits Register code: 6 bits Indirect bit: 1 bit

32-25=7 bits for opende.

(c) Data; 32 bits; 2ddress: 18 bits.

A direct address instruction needs two references to memory: (1) Read instruction; (2) Read operand. An indirect address instruction needs three references to memory: (1) Read instruction; (2) Read effective address; (3) Read operand.

(a) Memory read to bus 2nd load to IR: IREM[AR]

(b) TR to bus and load to PC: PC=TR

(c) Ac to bus, write to memory, and load to DR: DR = AC, M[AR] = AC.

(d) Add DR (or INPR) to AC: ACEAC+DR

5-4		(1) S ₂ S ₁ S ₀	(2) Load (10)	(3) Memory	(4) Adder
(a)	AR - PC	010 (PC)	AR		
(b)	IR < M[AR]	111 (M)	IR	Read	· <u> </u>
(c)	M[AR] -TR	110 (TR)	_	Write	
	DR-AC	100 (AC)	DR and AC		Transfer DR to AC
www.samyoo	7. Diogra.com				

(a) IRE-MEPEJ PC cannot provide address to memory. Address must be transferred to AR first

AR & PC IR < M[AR]

(b) ACEAC+TR Add operation must be done with DR. Transfer TR to DR first. DR < TR

ACEACTDR

(C) DR = DR : A e Rosult of addition is transferred to AC (not DR). To save value of AC its content must be stored temporary in DR (or TR).

ACEDR, DREAC (See answer to Problem 5-40) AC = AC + DR ACEDR, DREAC

 $(2) \frac{0001}{ADD} \frac{0000}{(024)16} = (1024)16$ ADD content of M[024] to AC ADD 024

(b) $1011 \over 1 STA$ 0001 0010 0100 = (B124)16 store Ac in M[M[124]] STAI 124

(c) 0111 0000 0010 0000 = (7020).16. Register Increment AC

CLE Clear E CME Complement E

<u>5-</u>	bek 1			7		3	To
	To						
	71	-				•	
	T ₂						
	73						
	C ₇	·					
	C7 T3				C7 T3		
5-9					c 2:	tsc go	es to 0
	- 162 1	E	Ac	PC	AR	.IR	
	Initia!		A937	021			
	CLE	0	0000	022	<u>800 ·</u>	7800	
	CHA	$\frac{0}{1}$	A937 56 c 8	022	400	7400	
	CME		3000	022	200	7200	
		! !	1027	のつつ			
		<u> </u>	A937 D498	222	100	7/00	
	CIR	<u> </u>	D49B	022	100	7180	
		<u> </u>	D49B 526F	022	100 080 040	7100 7080 7040	
	CIR CIL INC	U	D49B 526F A938	022	100 080 040 O20	7100 7080 7040 7020	2
	CIR	<u> </u>	D49B 526F A938 A937	022 022 022 022	100 080 040 040 010	7100 7080 7040 7020 7010	
	CIR CIL INC SOA SNA		D49B 526F A938 A937 A937	022 022 022 022 023	100 080 040 040 010	7100 7080 7040 7020 7010 7008	
	CIR CIL INC SOA		D49B 526F A938 A937	022 022 022 022	100 080 040 040 010	7100 7080 7040 7020 7010	·

5-10		PC	AR	DR	AC	IR
	Initial	021			A937	
_	AND	022	083	B8F2	A832	0083
	ADD	022	083	B8F2	6229	1083
	LDA	022	083	B8F2	88F2	2083
	STA	022	083		A937	3083
	BUN	083	083	*****	A937	4083
	BSA	084	084		A-937	5083
	ISZ	022	083	BBF3	A937	6083
5-11						,

-	P.C	AR	DR	IR	5C_
Inilial	7FF				ت
To	7FF	7FF			1
T,	800	7FF		EA9F	2
Tz	800	A9F		EA9F	3
T3	800	C35		EA9F	4
T4.	800	C 3.5	FFFF	EAAF	5
To	800	C35	0000	EA9F	6
T6	801	C35	0000	EAGE	0

(a)
$$9 = (1001)_2$$

$$I_{=1} \frac{1001}{ADD} ADD I 32E$$

(P)

AC=7EC3 (ADD) DR = 8B9F OA62


(C)
$$PC = 3AF+1 = 3BO$$


 $AR = 9AC$
 $DR = 889F$
 $AC = 0A62$


5-13		
XOR	Do Ty:	DR ← M[AR] AC ← AC@ DR, SC ← O
ADM	D, T4: D, T5:	DR = M[AR] DR = AC + DR
	D, T6:	M[AR] < AC, AC < DR, SC < O
SVB	Da T4: Da T5: Da T6: Da T7: Da T8:	DR = M[AR] DR = AC, AC = DR AC = AC AC = AC+1 AC = AC+DR, SC = D
XCH	D ₃ T ₄ : D ₃ T ₅ :	DR=M[AR] M[AR]=AC, AC=DR, SC=0
SEQ	D4 T4: D4 T5: D4 T6:	DR = M[AR] TR = AC, AC = ACDDR If (AC = 0) then (PC = PC+1), AC = TR, SC = D
BPA	D5 T4:	If $(AC=D \land AC(15)=0)$ then $(PC \leftarrow AR)$, $SC \leftarrow D$

Converts the ISZ instruction from a memory-reference instruction to a register-reference instruction.

The new instruction ICSZ can be executed at time T3 instead of time T6, a saving of 3 clock cycles.








- 1. Read 40-bit double instruction from memory to IR and then increment PC.
- 2. Decode opeode 1.
- 3. Execute instruction 1 using address 1.
- 4. Decode opende 2.
- 5 Frequite instruction 2 using address 2,
- 6. Go back to stop 1.

5-18

- (a) BUN 2300
- (b) ION
 BUN O I (Branch indirect with address 0)



$$\frac{5-20}{J_F} = \chi T_3 + 3T_2 + w T_5G$$

$$K_F = \gamma T_1 + 3T_2 + w T_5G'$$

$$T_3$$


$$T_2$$

$$W$$

$$Clock > c$$

$$LD(PC) = D_4T_4 + D_5T_5$$

The logic diagram is similar to the one in Fig. 5-16,




5-24
The places PC outs the bus, From Table 5-6;

R'TO : AREDC

RTO: TREPC


D5T4: M[AF] - PC

 $\chi_2 = R'T_0 + RT_0 + D_5T_4 = (R+R)T_0 + D_5T_4 = T_0 + D_5T_4$



5-25 From Table 5-6:

> $CLR(SC) = RT_3 + D_7T_3(I+I) + (D_0+D_1+D_2+D_5) T_5$ $+ (D_3+D_4)T_4 + D_6T_6$




CHAPTER 6

```
6-3
                             A more efficient compiler will
                             optimize the machine code as
  CLA
                           follows:
  STA
        SUM
  LDA
                              LDA A
  ADD
                              ADD B
  ADD
                              STA SUM
       SUM
  STA
                              LDA C
  LDA
        C
                              CMA
                              INC
  CMA
                              ADD DIF
  INC
        DIF
                              STA DIF
  ADD
        DIF
   STA
                              ADD SUM
        SUM
                              STA SUM
        SUM
www.samy007.blogfa.com
```

6-4 A line of code such as: LDA I is interpreted by the assembler (Fig. 6-2) as a two symbol field with I as the symbolic address. A line of code such as: LDA I I is interpreted as a three symbol field. The first I is an address symbol and the second I as the Indirect bit. Answer: Yes, it can be used for this assembler.


6-5

The assembler will not detect an ORG or END if the line has a label; according to the flow chart of Fig. 6-1. Such a label has no meaning and constitutes an error. To detect the error, modify the flow chart of Fig. 6-1:



<u>6-6</u> (a)	memory word	characters	Hex	binary	
	1	DE	•	0100 0100 0100 010	
	2	C space	43 20	0100 0011 0010 000	0
_	3	– 3	2D 33	0010 1101 0011 001	1
	4	5 CR	35 OD	0011 0101 0000 110	/
(b) (35	(000)	00 0000 00	10 0011)2	(

 $-35 \rightarrow 1111 \ 1111 \ 1101 \ 1101 = (FFDD)_{16}$



```
6-10 (a) MRI table -
                                  (b) non-MRI table-
  memory symbol HEX
Word

AND. 2

AND. 2

Value

OOOO
                                CLE 5 E SPACE 45 20

CLE 6 Value 74 00
               AD 4144
              D space 44 20
                                                     74 00
                value 1000
                                                etc.
                    etc.
 6-11
          LDA
                B
          CMA
          INC
          ADD A
                     /Form A-B
                     1 skip if Ac positive
          SPA / Skip if AC POSITIVE BUN NIO / (A-B) < 0, go to NIO
          SZA / Skip if AC=0
          BUN N30 / (A-B) >0, go to N30
BUN N20 / (A-B) =0, go to N20
6-12(a) The program counts the number of 1's in the number
       stored in location WRD. Since WRD = (6201)16=
                (0110 0010 1100 0001)2
       number of 1's is 6; so CTR will have (0006),6
 (b)
                     ORG 100
  100
         7400
                     CLE
         7800
                    CLA
  101
                    STA CTR / Initialize counter to zero
         3110
  102
       2111
                    LDA WRD
  103
                    SZA
  104
                    BUN ROT
       4107
  105
                    BUN STP / Word is zero; stop with CTR=0
        410F
  106
                               1 Bring bit to E
               ROT, CIL
        7040
  107
                     SZE
        7002
 108
                    BUN AGN 1 bit = 1, go to count it
 109
        4108
                    BUN ROT / bit = 0, repeat
 10A
        4107
               AGN, CLE
 10B
        7400
                    ISZ CTR / Increment counter
 10C
       6110
www.samy007.blogfa.com
```

```
6-12 (b) Continued
                        SZA /check if remaining bits = 0
             7004
     10D
                        BUN ROT / No; rotate again
          4107
     10 E
          7001 STP, HLT / Yes; stop
     10 F
                    CTR, HEX O
         0000
     110
                    WRD, HEX 62C1
             62C1
     111
                       500 to 5FF → (256), locations
     (100)16 = (256)10
        ORG
               100
              ADS
        LDA
                        / Tritialine pointer
        5TA
              OT R
              NBR
                        / Initialize counter to -256
        LDA
              CTR
        STA
        CLA
        STA PTR I / store zero
  LOP
              PTR
        ISZ
              CTR
        ISZ
              LOP
        BUN
        HLT
   ADS,
              500
         HEX
   PTR,
               0
         HEX
              -256
   NBR,
         DEC
                0
   CTR, HEX
          END
                        1 Load multiplier
                A
         LDA
                        / Is it zero ?
         SZA
               NZR
         BUN
                       1 A=0, product =0 in AC
         HLT
    NZR,
         CMA
         INC
                       1 Store - A in counter
               CTR
         STA
                       / Start with AC=0
         CLA
                      1 Add multiplicand
   LOP,
         ADD
                B
         ISZ
               CTR
                      / Repeat Loop A times
               LOP
          BUN
        - HLT
                     / multiplier
     Α,
          DEC
                  / multiplicand
          DEC
     Β,
                    1 counter
          HEX
www.samy007.blogfa.com
```

6-15 The first time the program is executed, location CTR will go to 0. If the program is executed again starting from location (100)₁₆, location CTR will be incremented and will not reach 0 until it is incremented 2¹⁶=65,536 times, at which time it will reach 0 again.

We need to initialize CTR and P as follows:

LDA NBR STA CTR CLA STA P Program NBR, DEC -8 CTR, HEX O P. HEX O

6-16 Multiplicand is initially in location XL. Will be shifted left into XH (which has zero initially). The partial Product will contain two locations PL and PH (initially zero). Multiplier is in location Y, CTR=-16

LOP CLE LDA CIR STA SZE ONE BUN ZRO BUN ONE, XL LDA ADD PL STA PL CLA CIL

XH

PH

PH

same as beginning of Program in Table 6-14

Double-precision add

P = X+P

Same as program in Table 6-15.

Continued next Page www.samy007.blogfa.com

ADD


ADD

STA CLE

6-16 continued

6-17


If multiplier is negative, take the 2's complement of multiplier and multiplicand and then proceed as in Table 6-14 (with CTR=-7).



6-18	$C \leftarrow A - B$	To form a double-precision
	CLE LDA BL	a's complement of subtrahena BH+BL,
	CMA	a 1's complement is
	INC	formed and 1 added once
	ADD AL STA CL	
save	T CLA	Thus, BL is complemented and incremented while
CALLÀ	CIL STA TMP	34 is only complemented.
	LDA BH	
	ADD AH	Localion TMP saves the
add carry	ADD TMP	carry from E while BH
•	STA CH	is complemented.
TM	P, HEX D	
6-19 2=	= x04 = x4'+x'4	$= [(xy')' \cdot (x'y)']'$
 }		
	LDA Y CMA	AND TMP CMA
	CMA AND X	STA Z
•	STA TMP	HLT
	LDA X	×, —
	CMA	Y) —
	AND Y CMA	Z, — THP, —
6-20	CFIII	
	LDA X	
	CLE CIL /zero	to low order bit; sign bit in E
	SZE	=0/E =1
	BUN ONE SPA	= 0 Ac(1)
•	BUNOVE	AC(1)
ONE	BUN EXT	=D OVF
	BUN OVF	O,K,
www.samy007.bl	•	

6-21	Calling program	subrouting
6-22	BSA SUB HEX 1234 /Subtrahend HEX 4321 / minuend HEX O / difference	SUB, HEX O LDA SUR I CMA INC ISZ SUB ADD SUB I ISZ SUB STA SUB I ISZ SUB BUN SUB I
85/ HE'	X 100 /starling address C 32 /number of words routine P, HEX O LDA CMP I STA PTR ISZ CMP LDA CMP I	CMA INC STA CTR LOP, LDA PTR I CHA STA PTR I ISZ PTR ISZ CTR BUN LOP ISZ CMP ISZ CMP FOR, CTR, AC HEX
6-24 LDF STA LDF	CIR CIR CIR CIR BUN CR4 I A ADS A PTR A NBR A CTR A - IN2 / subroutine Table 6-20 A PTR I Z PTR	BUN LOP HLT ADS, HEX 400 PTR, HEX 0 NBR, DEC -512 CTR, HEX 0

www.samy007.blogfa.com



6-27			
Location	Hex code 3213	SRV,	STA SAC
200 201	7080	• • • • • • • • • • • • • • • • • • • •	CIR
202	3214		STA SE
203			SKI
204	_		BUN NXT
205	F800		INP
206	FHOO		OUT
207	8215		STA PTI I
208	6215	سيدن ان	ISZ PTI
209		NXT,	
20A	420E A216		BUN EXT
20B 20C	F400		LDA PTZ I
	6216		OUT
	2214	EXT,	ISZ PT2
20F	7040	- KI)	LDA SE CIL
	2213		LDA SAC
	F080		HOI
	0000	< b ^	BUN ZRO I
· ·	0000	SAC,	
215		ر SE ۲۲۱ _۱	
216 "	0000	PT2,	
			•
6-28			
6-28 SRV, STA			NXT, LDA MOD
CIR STA	~		SZA
LDI		heek MOD	BUN EXT
CMA			SELVICE SKO
5Z/	A I NXT / MC	D = all 1/2	OUTPUT BUN EN
			device LDA PIZI
BUN	I NXT Se	TVICE	servicer SKO output BUN EXT LDA PTZ I OUT ISZ PTZ
INF	> \frac{1}{2}	put	[152 16

BUN NXT / MOD = all 1s

SKI

BUN NXT

INPUT

INPUT

OUT

INPUT

STA PTI I

ISZ PTI

BUN EXT / MOD = 0

www.samy007.blogfa.com

SERVICE

Aevice

OUT

ISZ PTZ

EXT, Continue as

in Table 6-23

CHAPTER 7

A microprocessor is a small size CPU (conjuter on a chip) Microprogram is a program for a sequence of micropperations. The control unit of a microprocessor can be hardwired or microprogrammed, depending on the specific design. A microprogrammed computer does not have to be a microprocessor.


7-2 Hardwired control, by the finition, does not contain a Control memory.


Microoperation - an elementary digital compiter operation.

Microinstruction - an instruction stored in control memory.

Microprogram - a sequence of microinstructions,

Microcode - same an microprogram.





Either multiplexers, three-state gates, or gate logic (equivalent to a mux) are needed to transfer information from many sources to a common destination.

 $\frac{7-12}{\text{(a) READ}} \quad \text{DR} \leftarrow \text{M[AR]} \quad F2 = 100 \quad 000 \quad 100 \quad 101$ $\text{DRTAC} \quad \text{AC} \leftarrow \text{DR} \quad F3 = 101$

(b) ACTDR DREAC F2=101 000 100 101 DRTAC ACK-DR F1=100

(C) ARTPC PC = AR F3=110 DRTAC AC = DR F1=100] Impossible. WRITE M[AR] = DK F1=111] Both use F1

If I=0, the operand is read in the first microinstruction and added to AC in the second.

If I=1, the effective address is read into DR and control goes to INDR2. The subroutine must read the operand into DR.

INDRZ: DRTAR U JMP NEXT READ U RET -

7-14

(2) Branch if S=0 and Z=0 (positive and non-zero AC) - See last instruction in Problem 7-16.


(b) 40: 000 000 000 10 00 1000000 '41: 000 000 000 11 00 1000 000 42: 000 000 000 01 01 1000 011 43: 000 000 110 00 00 1000 000


7-15	per la						
(2)	60;	CLRAC	COM	U	JMP	MDRCT	
	61:	WRITE	READ	I	CALL	F'ETCH	
	62:	ADD,	SUB	5	RET	63 (VEXT)	
	63:	DRTAS	INCDR	Z	MAP	60	
	o: Car SZ: closs	me time s not read not read	e with the total and u	haj 61. urite	al the si	nent Ac at the DRCT, control ame time.	4
	The	CALL I	behaves	as 2	JMP SI	nce there is	
68	2; Can	not add	l and si	ubtrac	t-at the	same time. pendent of S	,
63	3: The	MAP	is execu	ited i	irespective	of Z or 60	,
7-16 A1	ND:	ORG I		C	ALL /XI	DRCT	


7-	ANDOP:	ORG 16 NOP READ AND	IVU	CALL JMP JMP	INDRCT NEXT FETCH
	5UB;	ORG 20 NOP READ SUB	I U U	CALL- JMP JMP	NDRCT NEXT FETCH
	ADM:	ORG 24 NOP READ DRTAC, AC ADD	1	AME (TNDRCT NEXT NEXT EXCHANGE+2
www	v.samy007.blogfa.c	:om			(Table 7-2)

7-16 (CONTINUED)


BTCL:	DRG 28 NOP READ DRTAC, ACTOR COM	エレレレ	CALL JMP JMP JMP	INDRCT NEXT NEXT ANDOP
$D \rightarrow .$	ORG 32		TNO	77.5
BZ;	NOP Nop	て U	JMP	ZERO FETCH
ZERO:	NOT	I	JMP CALL	INDRCT
	ARTPC	Ū	JMP	FETCH
	DRG 36			
SEQ:	NOP	I	CALL	INDRCT
- 🕻 🔻	READ	IJ	JMP	NEXT
	DRTAC, ACTOR	U	JMP	NEXT
	XOR (N SUB)	V	JMP	BEQ1
	ORG 69			
BEQ1:	DRTAC, ACTOR	? Z.	JMP	EQUAL
	NOP	U	JMP	FETCH
EQUAL:	INCPC	U	JMP	FETCH
	DRG 40			·
BPNZ:	NOP	S	JMP	FETCH
, , ,	NOP	Z	JMP	FETCH
	NOP	I	CALL	INDRCT
	ARTPC	Ū	JMP	FETCH
B. William Co.		•		•







7-23 (2) See Fig. 4-8 (chapter 4)



7-24

P is used to determine
the polarity of the MUX2

Selected status bit,

When P=0, T=G because GD 0=G

When P=1, T=G' because GD 1=G

Wher G is the value of the setected bit in MUX2

CHAPTER 8

8-1

(a) 32 multiplexers, each of size 16x1.

(b) 4 inputs each, to select one of 16 registers.

(c) 4-to-16-line decoder

(d) 32+32+1=65 data input lines 32+1=33 data output lines.

(E) 4 4 6 = 18 SITS

SELA | SELB | SELD | OPR |

 $\frac{8-2}{30+80+10}$ = 120 NSec.

(The decoder signals propagate at the same as the muxs.)

8-3	SELA	SELB	. SELC	OPR	Control word
(a) RI ← R2+R3				ADD	010 011 001 00010
(b) R4 ← R4	RY		RY	COMA	100 xxx 100 01110
(c) $R5 \leftarrow R5-1$	R5		R5	DECA	101 xxx 101 00110
(d) R6 = sh1 R1	RI		R6	SHLA	001 XXX 110 11000
(e) R7 = Input	Input		R7	TSFA	000 xxx 111 00000

8-4 Control word SEIA SEIB SEID OPR Microoperation

(a) 001 010 011 00101 R1 R2 R3 SUB R3-R1-R2

(b) 000 000 000 00000 Input Input None TSFA Cutput-Input

(c) 010 010 010 01000 R2 R2 R2 XOR R2-R2DR2


(d) 000 001 000 00010 Input R1 None ADD Output-Input-R1

(e) 111 100 011 10000 R7 R4 R3 SHRA R3-ShrR7

8-5

(a) Stack full with 64 items.

(6) Stack empty.



$$\frac{8-8}{(a)} \frac{A}{B-(D+E)*C} \qquad (b) A+B-\frac{C}{D*E}$$

$$\frac{8-9}{(3+4)[10(2+6)+8]} = 616$$
RPN: 34+26+10*8+*

Ī					.6		10		8		
		4		.5	2	8	8	80	-80	88	
	3	3	7	7	7	7	7	7	7	フ	616
	3	4	+	2	6	+	10	×	8	+	*

WRITE (if not full):

M[WC] & DR

WC & WC+1


ASC & ASC +1

READ: (if not empty)

DR & M[RC)

RC & RC+1

ASC & ASC -1




8-11 8 12 12 = 32 bits

Opcode Address | Address | Two address instructions 28 = 256 combinations. 256-250 = 6 combinations can be used for one address op cocle address instructions Maximum number of one address instruction: -6x2 = 24,576 8-12 (d) RPN: XAB-C+DE*F-*GHK*+/=

 $\frac{8-13}{256} = 2^{8} \times 2^{10} = 2^{18}$ address = 18 bits 8-14

Z = Effective address

- (2) Direct: Z=Y
- (b) Indirect: Z=M[Y]
- (c) Relative: Z=Y+W+Z
- (d) Indexed; Z=Y+X



- 8-15 (a) Relative address = 500-751=-251
 - (b) 251 = 000011111011; -251=111100000101
 - (c) PC=751=001011101111; 500=000111110100 PC = 751 = 001011101111 RA = -251 = +111100000101 $EA = \overline{500} = \overline{000111110100}$

8-16 Assuming one word per instruction or operand. Computational type

Fetch instruction

Branch type

Fetch instruction Fetch effective address Fetch effective address and transfer to PC Fetch operand 2 memory references. 3 memory references 8-17 The address part of the indexed made instruction must be set to zero. Effective address

(2) Direct: 400

(b) Immediate: 301

Effective address

PC \rightarrow 300

PC \rightarrow 300

PC \rightarrow 300

RI = 200

RI = 200

Next instruction 8-18 (c) Relative: 302+400 = 702 (d) Reg. Indirect: 200 (e) Indexed: 200+400 = 600 1=C 0=C 1=C 0 = Reset initial carry 8-19 6E C3 56 7A 13 55 6B 8F 82 18 62 09 Add with earry 8-20 10011100 AND 10011100 10011100 10101010 10 10101010 XOR 10001000 1/11/11/0 00/10/10 8-21 (a) AND with: 0000000011111111 (b) OR with: 0000000011111111 (c) XOR with: 00001111111110000

54

www.samy007.blogfa.com

8-22 Initial: 01111011
$$C=1$$

SHR (00111101)

SHLA: 11110110 (Overflow)

ROR: 10111101

ROL: 11110110

ROL: 11110110

ROLC: 10111101

POLC: 11110111

8-23 100-00010 -68=10111100

 $\frac{100}{100}$
 $\frac{100$

8-26 C=1 if A<B, therefore c=0 if $A \ge B$ Z=1 if A=B, therefore Z=1 if $A \ne B$ For A > B we must have $A \ge B$ provided $A \ne B$ or C=0 and Z=0 (C'Z')=1For $A \le B$ we must have $A \le B$ or A=Bor C=1 or Z=1 (C+Z)=1

8-27

AZB implies that A-BZO (Positive or zero)


sign 5-0 if moverflow (positive)

or S=1 if overflow (sign reversal)

Boolean expression: s'v'+sv=1 or (s\Puv) = 0

A<B is the complement of A>B (A-B negative) then s=1 if V=0 $(S \oplus V)=1$ or s=0 if V=1

A>B Implies A>B but not A=B $(S \oplus V) = 0$ and Z=D $A \le B$ Implies $A \le B$ or A=B $S \oplus V = 1$ or Z=1



www.samy007.blogfa.com

(c)
$$c=0$$
 $Z=0$ $S=1$ $V=0$

(a)
$$A = 0.1000001 = 65$$

 $B = 10000100 = 132$
 $A - B = 10111101 = -67$ (2's comp. of 01000011)

8-31

(2)
$$A = 010000001 = +65$$

 $B = 10000100 = -124$
 $A - B = 10111101 + 189 = 010111101$
9 6175

(b)
$$S = 1$$
 (sign reveral) $+189 > 127$
 $Z = 0$
 $V = 1$ (overflow) $65 > -124$

8-32

Initial	PC	SP	Top of Stack
	1120	3560	5320
After CALL	6720	3559	1122.
After RETURN	1122	3560	5320

Branch instruction - Branch without being able to return. Subroutine call - Branch to subroutine and then return to calling program.

Program interrupt - Hardware initiated branch with Possibility to return,

SP & SP+1

PSW - MISPT

SP4 SP+1

8-34 See See, 8-7 under "Types of Interrupts". 8-35

(a) SP = SP-1 (b) PC ← M[SP] MISP = PSW 5P = 5P-1 M[SP] < PC TREIAD (TRis a temporary PSW-M[TR] register) TR < TR+1 PC = M[TR] Go to fetch phase.

8-37

Window Size = L + 2C + G Computer 1: 10 + 12 + 10 = 32 Computer 2: 8 + 16 + 8 = 32Computer 3: 16 +32+16 = 64

Register file = (L+c) W + G Computer 1: (10+6) 8 + 10 = 16 * 8 + 10 = 138 Computer 2: (8+8) 4 + 8 = 16 × 4 + 8 = 72 Computers: (16+16)16+16=32×16+16=528

(C) SUB RO, R22, R22 R22← O-R22

(d) ADD RO, RO, R22 R22← O+O

(f) OR RI, RI, RI RIERIVRI

or ADD RI, RO, RI RI - RI + O


(a) SUB R22, #1, R22 R22-1 (Subfrect 1)


(b) XOR R22, #-1, R22 R22€ R22€ all 1's (X+1)=x')

(2) SRA R22, #2, R22 Arithmetic shift right twice

or SLL RI, #0, RI shift left o times

8-39





Segment	11	2	13	14	5	16	7	8	9	10	11	12	13!	
1				T4										
2		T,	T2		Ty		1	ŧ .	T8					
3			T_1	T_{λ}	T:			t	F :	} i				
4				\mathcal{T}_{i}					1 1	- 1		*****	:	
5				,	T,	72			1	1	T7	Tg		
6					4		T ₂	Ta	Ty	To	T-6	T7	Tg	
				,	i	ı			,		,	•	4	
(k-n	ا – ر	1)7	- ρ =	= 6	ó +·	8-	-] :	= 1	3	Cyc	eles			

$$\frac{9-3}{18=6} = 6+8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-3}{18=6} = 6 + 8-1 = 13 \text{ cycles} - \frac{9-3}{18=6}$$

$$\frac{9-4}{t_n = 50 \text{ ns}} \qquad S = \frac{n t_n}{(k+n-1)!} = \frac{100 \times 50}{(6-99) \times 10} = 4.76$$

$$t_p = 10 \text{ ns}$$

$$n = 100$$

$$S_{wax} = \frac{t_n}{t_0} = \frac{50}{10} = 5$$

(a)
$$t_p = 45 + 5 = 50 \text{ ns}$$
 $k = 3$

(c)
$$S = \frac{m t n}{(k+n-1) t_p} = \frac{10 \times 100}{(3+9)50} = 1.67$$
 for $n = 100$

$$= \frac{100 \times 100}{(3+99)50} = 1.96$$
 for $n = 100$
(d) $S_{\text{max}} = \frac{t_n}{t_p} = \frac{100}{50} = 2$

- (2) See discussion in Sec. 10-3 on array multipliers. There are 8x8=64 AND gates in each segment and an 8-bit binary adder (in each segment).
- (b) There are 7 segments in the pipeline

(c) Average time =
$$\frac{k+N-1}{n}t_p = \frac{(n+6)30}{n}$$

For n = 10 tav = 48 ns

For N=100 tav=31.8 ms

For n→∞ tav=30 ns

To increase the speed of multiplication, a carrysave (Wallace tree) adder is used to reduce the propagation time of the carries.

9-7

(a) Clock cycle = 95+5=100 ns (time for segment 3) for n=100; k=4, $t_p=100 \text{ ns}$.

Time to add 100 numbers = $(k+n-1)t_p = (4+99)100$ = 10,300 ns = 10,3 µs

(b) Divide segment 3 into two segments of 50+5=552nd 45+5=50 ns, This makes $t_p=55$ ns; k=5 $(k+n-1)t_p=(5+99)55=5,720$ ns=5,72 Ms 9-8 Connect output of adder to input Exabin a feedback path and use input Ax22 for the data X, through X100. Then use a scheme Similar to the one described in conjunction with the adder pipeline in Fig. 9-12.

One possibility is to use the six operations listed in the beginning of Sec. 9-4.

See Sec. 9-4: (1) prefetch target instruction; (b) use a branch target buffer; (c) use a loop buffer; (d) use branch prediction. (Delayed branch is a software procedure)

9-11 1. Load RIG M[312] 2 3 4th step FI DA FO EX 2. Add R26 R24M[313] 3. Increment R3 4. Store M[314] ER3

Segment Ex: transfer memory word to. RI.

Segwent Fo: Read M[313].

segment DA: Decode (increment) instruction, Segment FI: Fetch (the store) instruction from memory,

Load: RI - Memory Increment: RI = RI+1 RI is loaded in E It's too early to increment it in A 9-13

Insert a No-op instruction between the two instructions in the example of Problem 9-12 (above). www.samy007.blogfa.com

9-16
(a) There are 40 product terms in each inner product, $40^2 = 1,600$ inner products must be evaluated, one for each element of the product matrix.


(b) $40^3 - 64,000$


9-17 8+60+4=72 clock cycles for each inner product. There are 602=3600 inner products. Product matrix takes 3600×72=259,200 clock cycles to evaluate,

9-18
memory array 1 use addresses: 0, 4, 8, 12, ..., 1020.
Array a: 1, 5, 9, 13, ..., 1021; Array 3: 2, 6, 10, ..., 1022.
Array 4: 3, 7, 11, ..., 1023.

 $\frac{9-19}{250\times10^{9}} = 2,500 \text{ sec} = 41.67 \text{ minutes}$

Divide the 400 operations into each of the four processors, Processing time is: 400 ×40 = 4,000 nsec. Using a single pipeline, processing line is = 400×10=4,000 nsec.





26-1=63, Oveflow if sum greater than 163 (a)(+45) + (+31) = 761 3 7 ← Path. AVF=1 (b)(-31) + (-45) = -76 ① ③ ⑦ AVF=1 (c)(+45) - (+31) = 14 ② ⑥ ⑨ ① AVF=0

$$(C)(+45) - (+31) = 14$$
 $(C)(-45) - (+31) = 14$

FOE=1; overflow

FEE=1; oveflow

10)-4 (a)	(b)	(c)
Case	operation in Sign-magnitude	operalion in sign-a's complement	required result in sign-2's complement
1.	(+ X) + (+Y)	(O+X)+(O+Y)	0+(x+Y)
2.	(+x) + (-Y)	$(0+X)+2^{k}+(2^{k}Y)$	$0+(x-y)$ if $x \ge y$ $2^{k}+2^{k}-(y-x)$ if $x< y$
3.	(-X) + (+Y)	$2^{k}+(2^{k}-X)+(0+Y)$	$O+(Y-x)$ if $Y \ge X$
4.	(-x)+(-Y)	(2 ^k +2 ^k -x)+(2 ^k +2 ^k -y)	$2^{k}+2^{k}-(x-y)$ if $y< x$ $2^{k}+2^{k}-(x+y)$


It is necessary to show that the operations in column (b) produce the results listed in column (c).

case 1, column (b) = colum(c)

case 2. If X = Y then (X-Y) = 0 and consists of k bits. operation in column (6) gives: 22k+(X-Y), Discard carry 22 = 2n to get 0+(x-Y) as in column (c) If XCY then (Y-X) >0. Operation gives 2 k + 2 k - (Y-X) as in colum (c).

case 3. is the same as case 2 with X and Y reversed case 4. Operation in column (b) gives: 22k+2k+2k-(x-Y) Discard carry 22k 2n to obtain result of (c): $2^{k} + (2^{k} - x - Y)$

www.samy007.blogfa.com



Boolean function for circuit: V=TsBsAs+TsBsAs Transfer Augend sign into Ts.
Then add: AC = AC + BR
As will have sign of sum.

Truth Table for combin. circuit

Ts	85	As	V	
00001111	00110011	0-0-0-0-	0-0000-0	change of sign quantities subtracted change of sign


10-6 (a)

Add end around carry F as needed in signed-1's complement addition:

$$\frac{01111}{10000} = -15$$

EPF=1 but there should be no overflow since result is -15-

(b) The procedure $V \leftarrow E \oplus F$ is valid for is complement numbers provided we check the result 0 1111...11 when V=1. Algorithm—Add As A



10-7 Add algorithm flowchart is shown above (Prol. 10-66)

www.samy007.blogfa.com

10-8 Maximum value of numbers is ral. It is necessary to show that maximum um product is less than or equal to ram. Maximum product is:

 $(r^{n}-1)(r^{n}-1) = r^{2n}-2r^{n}+1 \le r^{2n}-1$ which gives: $2 \le 2r^{n}$ or $1 \le r^{n}$ This is always true since $r \ge 2$ and $n \ge 1$

 $Q_{N=1}$, add $B = \frac{11111}{01000}$ Shr $EAQ = \frac{1010001011}{(651)10}$

 $\frac{10-10(a)}{10-11} = \frac{100011}{1011} = \frac{1001}{1011} = \frac{163}{11} = 14 + \frac{9}{11}$

B= 1011 B+1=0101 DVF=0

Dividend in AQ ____ E A 1010 shl EAQ _ _ _ _ _ _ 0100 0110 add B+1, suppress carry _ _ 0101 E=1, set Qn to 1 ----1 1001 0111 011 sh EAQ ---- 1 0010 1110 add B+1, suppless carry -0101 E=1, set Qn to 1---1 1111 010 shI EAQ - - - - 0 1111 1110 0101 add B+1, carry to E - -E=1, set Quto 1 -- -1 IIII'001 0100 ShI EAQ----1001 1110 add B+1, carry to E -E=0. leave Qn=0 -- 0 1011 000 1001 1110 remainder quotient

$$\frac{10-10(b)}{0011} = 0101 \qquad 3 = 0011 \qquad \overline{3} + 1 = 1101$$

A+B+1 performs: $A+2^n-B=2^n+A-B$ adding B: $(2^{n}+A-B)+B=2^{n}+A$

remove end-carry 2" to obtain A.

To correspond with correct result. In general: A=Q+5

> Where A is dividend, a the quotient and R the remainder. Four possible signs for A and B:

$$\frac{+52}{+5} = +10 + \frac{+2}{+5} = +10.4$$

$$\frac{-52}{+5} = -10 + \frac{-2}{+5} = -10.4$$

$$\frac{+52}{-5} = -10 + \frac{+2}{-5} = -10.4$$


$$\frac{-52}{-5} = +10 + \frac{-2}{-5} = +10.4$$

The sign of the remainder (2) must be same as sign of dividend (52).

Add one more stage to Fig. 10-10 with 4 AND gates and a 4-bit adder

10-14/(a) $(+15) \times (+13) = +195 = (0.0110000011)_2$ BR = 0.1111 (+15); BR+1 = 1.0001 (-15); GR = 0.1101 (+15)

(b) $(+15) \times (-13) = -195 = (1100111101)_{25} comp$ $BR = 011111 (+15); \overline{BR} + 1 = 10001 (-15); \overline{SR} = 10011 (-13)$



with the radicand being equivalent to the dividend and a "test value" being equivalent to the divisor.

Let A be the radicand, a the square-root, and

R the remainder such that $Q^2 + R = A$ or:

JA = Q and a remainder

General coments:

1. For k bits in A (keven), Q will have 1/2 bits: Q = 9,9293...94/2

2. The first test value is 01

The second test value is 19,01

The third test value is 009,9201

The fourth test value is 0009,929301 etc.

3. Mark the bits of A in groups of two starting from left.

4. The procedure is similar to the division restoring method as shown in the following example:

10-17 (a) e = exponent e+64 = biased exponent


- (b) The biased exponent follows the same algorithm as a magnitude comparator See Sec. 9-2
- (c) $(e_1 + 64) + (e_2 + 64) = (e_1 + e_2 + 64) + 64$ subtract 64 to obtain biased exponent sum
- (d) $(e_1+64)-(e_2-64)=e_1+e_2$ add 64 to obtain biased exponend difference.


10-18

(a)
$$AC = A_5 A_1 A_2 A_3 ... A_n$$

 $BS = B_5 B_1 B_2 B_3 ... B_n$


If signs are unlike - the one with a O (plus) is larger. If signs are alike - both numbers are either positive or negative





www.samy007.blogfa.com

10-21 Let "e" be a flip-flop that holds end-carry after exponent addition,



10-22

when 2 numbers of n bits each are multiplied, the product is no more than 2n bits long - see Prob. 9-7.

$$\frac{10-23}{\text{divisor}} \frac{\text{dividend}}{\text{B} = 0.1 \times \times \times} \frac{A = 0.1 \times \times \times}{\text{where } \times = 0.1}$$


(a) If ACB then after shift we have A=1. xxxx and 1st quotient bit is 21.

(6) if AZB, dividend alignment results in A = 0.01xxxx

then after the left shift AZB and first quotient bit = 1,

www.samy007.blogfa.com

Remainder bits rrrrr have a binary-point (n-1) bits to the left.



10-25

- (a) When the exponents are added or incremented
- (b) When the exponents are subtracted or decremented
- (c) Check end-carry after addition and carry after increment or decrement.

10-26

Assume integer mantissa of n-1=5 bits (excluding sign)

(2) Product: A Q

XXXXX XXXXX. *28


Product in AC: XXXXX. *23+5 binary-point for integer


(5) Single precision normalized dividend: xxxxx. * 27 Dividend in AQ: A Q xxxxx 00000. * 23-5

10-27 Neglect Be and Ae from Fig. 10-14. Apply carry directly to E.


www.samy007.blogfa.com


$$\frac{10-28}{356} = \frac{673}{356} + \frac{673}{356} + \frac{673}{317} + \frac{673}{317}$$





	,	. ,	,
	inputs	output	s
1	B8 B4 B2B1		
0	0000	100!	19
1	0001	1000	8
	0010	0111	7
	0011	0110	
4	0100	0101	5
5	010:11	0100	4
	0110		3
		ī	2
8		0001	_
9	•	0000	
- 1			






$$x_8 = B_8' B_4' B_2'$$

 $x_4 = B_4 B_2' + B_4' B_2$
 $x_2 = B_2$
 $x_1 = B_1'$

0-31		_
dec	Z. uncorrected	corrected
0	0110	0011
}	0111	0100
2 3	1000	0101
3	1001	0110
4 5	1010	0111
5	1011	1000
6	1100	1001
7	1101	1010
6 7 8	1110	1011
9	1111	1100
No	outout car	Y Y

dec	Z uncorrected	corrected
10123456789	10001	10010101010110011100
Uncorre Carr		




10-32. The excess-3 code is self-complementing code. Therefore, to get 9's complement we need to-complement each bit.


M=0 for
$$x=B$$

M=1 for $x=9$'s comp. of B
 $\frac{M}{O}$ $\frac{Bi}{O}$ $\frac{\chi_{i}=B_{i}}{O}$ $\frac{M}{O}$ $\frac{Bi}{O}$ $\frac{\chi_{i}=B_{i}}{O}$

Nowww.samy007.blogfa.com







Algorithm is simalar to flow chart of Fig. 10-2

$$\frac{10-35}{32} = 52 + \frac{16}{32}$$

$$B = 032$$

 $B+1 = 968$ (10's comp.)

- (a) At the termination of multiplication we shift right the content of A to get zero in Ae.
- (b) At the termination of division, B is added to the negative difference. The negative difference is in 10's complement so Ae = 9. Adding Be = 0 to Ae = 9 produces a carry and makes Ae = 0.

10-37

change the symbols as defined in Table 10-1 and use same algorithms as in Sec. 10-4 but with multiplication and division of mantissas as in Sec. 10-5.

CHAPTER 11

$$\frac{11-1}{12} = \frac{A_7 - A_2}{00001100} \quad CS = A_3 A_3 A_4 A_5 A_6 A_7$$

$$13 = 00001101 \quad RSI = A_1$$

$$14 = 00001110 \quad RS0 = A_0$$

$$15 = \frac{000011}{T_0 CS} + \frac{A_7}{RS1RS0}$$

11-2


Interface.	Port A	Port B	Control Por	Status Reg
#1	1000 0000	10000001	10000010	10000011
2	0100,0000	01000001		01000011
3	0010 0000	00100001	0010 0010	00100011
4	00010000	00010001		00010011
5	00001000	00001001	00001010	00001011
2	00000100	00000101	00000110	00000111


Character printer; Line printer; Laser printer;
Digital pholler; Graphic display; Voice output; Digital to analog converter; Instrument indicator.

11-5 See text discussion in See, 11-2,

11-6

- (a) Status command-Check's status of flag bit,
- (b) Control command Moves magnetic head in disk.
- (C) Status command Cheks if device power is on.
- (d) Control command Moves paper position.
- (e) Data input command Reads Value of a register





11-10

1. Output flag to indicate when transmitter register is empty.

2. Input flag to indicate when receiver register is full.

3. Enable interrupt if any flag is set.

4. Parity error; (5) Framing error; (6) Overrun error.

11-11 10 bits: Start bit + 7 ASCII + parity + stop bit. From Table 11-1 ASCII W = 1010111 with even parity = 11010111 with start and stop bits = 1110101110

$$\frac{11-12}{(a)} \frac{1200}{8} = 150 \text{ characters per second (cps)}$$

$$\frac{(b)}{11} \frac{1200}{11} = 109 \text{ eps}$$


$$\frac{(c)}{10} \frac{1200}{10} = 120 \text{ eps}$$

$$11-13$$

$$\frac{11-i3}{(2)} \frac{k \text{ bytes}}{(m-n) \text{ bytes/see}} = \frac{k}{m-n} \text{ see.}$$

(b)
$$\frac{k}{n-m}$$
 sec. (c) No need for FIFO

Initial
$$F=0011$$
 Output $= R4$
After delete=1 $F=0010$
After delete=0 $F=0001$ R4= R3
After insert=1 $F=1001$ R1= Input
(Insert goes to 0) $F=0101$ R2=R1
 $F=0011$ R3=R2



Flag = 0 if data register full (After CPU writes data)

Flag = 1 if data register empty (After the transfer to device)

When flag goes to O, enable "Data ready" and place
data on I/O bus. When "Acknowledge" is enabled, set

The flag to 1 and disable "ready" handshake line.

Read data from wemory into a CPU Register

Read status register

Read status register from interface and check cutput flag bit

Write data into interface data register

Continue yes


Transferred NO all data?

11-18 See text Section 11-4.

11-19

If an interrupt is recognized in the middle of an instruction execution, it is necessary to save all the information from control registers in addition to processor registers. The state of the CPU to be saved is more complex.

11-20	Device 1	1 Dayie 3
(1) Initially, device 2 seuds	TENICE !	Device 2
an interrupt request:	PI=0; PO=0; RF=0	PJ=0; P0=0; RF=1
(2) Before CPU responds with	, ,	
acknowledge, device 1 sends interrupt request:	- 0.00 0.0-	07 01 00-01 FT 1
sends interrupt request:	P_T=0; P0=0; RF=1	
(3) After CPU sends an acknowledge	15, PJ=1; PO=0; RF=1	PI=0; PO=0; RF=1
device I has priority:	VAD enable=1	VAD enable = 0



Same as Fig. 11-14. Needs 8 AND gates and av 8x3 decodor.

Ì	1-	2	Ц

1011124344 Ir I6 In XY3 15	stj (b)	
1 × × × × × × × 000 1	Binary	hexadecinal
01 × × × × × × 0011 001 × × × × × 0101	1010 0000	AO
0001XXXX 0111	10100100	A4
00001 x x x 1001	10101000	8 A
000001 XX 10 1 1 1 0 0 0 0 0 0 0 0 1 X 1 1 1 0 1	10101100	AC
0000000111111	10110000	BO
00000000xxx0	101 101 00	BY 0 8
	10111000	B8 BC
	101 111	5 C

11-25

76 = (01001100) = Replace the six O's by 010011, xy

11-26

Set the mask bit belonging to the interrupt source so it can interrupt again.

At the beginning of the service routine, check the value of the return address in the stack. If it is an address within the source service program, then the same source has interrupted again while being serviced.

11-21

The service routine checks the flags in sequence to determine which one is set, The first flag that is checked has the highest priority level. The priority level of the other sources corresponds to the order in which the flags are checked.

When the CPU communicates with the DMA controller, the read and write lines are used as inputs from the CPU to the DMA controller.

When the DMA controller communicates with memory, the read and write lines are used as outputs from the DMA to memory.

11-28

(a) CPU initiates DMA by transferring:

256 to the word count register.

1230 to the DMA address register.

Bits to the control register to specify a write operation.

(b) 1. I/o device sends 2 "DMA request."

a. DMA sends BR (bus request) to CPU.

3. CPU responds with a BG (bus grant).

4. Contents of DMA address register are placed in address bus.

5. DMA sends "DMA acknowledge" to I/o device and enables the write control line to memory.

6. Data word is placed on data bus by I/o device.

7. Inrement DMA address register by 1 and Decrement DMA word count register by 1


8. Repeat steps 4-7 for each data word transferred

11-29

every 1 µsec. (106). Characters arrive one every 1/2400 = 416.6 µsec. Two characters of 8 bits each are packed into a 16-bit word every 2 × 416.6 = 833.3 µsec. The CPU is slowed down by no more than (1833,3) ×100 = 0.12%.

11-30

The CPU can wait to fetch instructions and data from memory without any damage occurring except loss of time, DMA usually transfers data from a device that cannot be stopped since information www.samy807.bloggascomp flow so loss of data may occur.



11-32 There are 26 letters and 10 numerals. $26 \times 26 + 26 \times 10 = 936$ possible addresses,

The processor transmits the address of the terminal followed by ENQ (enquiry) code popo 0101. The terminal responds with eithe ACK (acknowledge) or NAK (negative acknowledge) or the terminal does not respond during a timeout period. If the processor receives an ACK, it sends a block of text.

11-34

DLE STX DLE DLE ETX DLE DLE ETX

delete delete delete delete

STX DLE ETX

DLE ETX

32-bit text = 0001 0000 1000 0011 0001 0000 1 1000 0011

11-35
32 bits between two flags; 48 bits including the flags.

11-36

 $\frac{12-1}{(2)}$ (2) $\frac{2048}{128} = 16$ chips CHAPTER 12 (b) 2.048 = 2" Il lines to address 2048 bytes 128 = 27 Tlines to address each chip (c) 4x16 decoder times to decoder for selecting 16 chips (a) 8 chips are needed with address lines connected in parallel, (b) 16 x 8 = 128 chips. Use 14 address lines (16x = 214) 10 lines specify the chip address 4 lines are decoded into 16 chip-select inputs. 10 pins for inputs, 4 for chip-select, 8 for outputs, 2 for power. Total of 24 pins. 12-4 4096/128 = 32 RAM chips; 4096/512=8 ROM chips. 4096 = 212 - There 12 common address lines +1 line to select between RAM and ROM. Address 16151413 1211109 8765 4321

0000-OFFF 0000 5×32 ××× ×××

1000-IFFF 000 1 3×8 × ××××

to CS2 1 decoder Component ROM $\frac{12-5}{\text{RAM}}$ 2048/256 = 8 chips; 2048 = 2"; 256=28 ROM 4096/1024 = 4 chips; 4096 = 2"; 1024=2" Interface 4 x 4 = 16 registers; 16 = 24 Component

mponent Address 16151413 1211 109 8765 4321

RAM 0000-07FF 0000 0 3x8 xxxx xxxx

ROM 4000-4FFF 0100 2xx xxxx xxxx

Interface 8000-800F 10 00 0000 0000 xxxx

The processor selects the external register with an Each bank of 32K bytes are selected by addresses 0000-7FFF. The processor loads an 8-bit number into the register with a single 1 and 7 O's. Each output of the register selects one of the 8 banks of 32 K bytes through a chip-select input. A memory bank www.samyoor.blogfa.com by changing the number in the register.

12-7 Average time =
$$\frac{1}{5}$$
 + time for half revolution $\frac{1}{5}$ + time to (cad a sector).

 $T_a = T_s + \frac{1}{2R} + \frac{N_s}{N_t} \times \frac{1}{R}$

12-8 An eight-track tape reads 8 bits (one character) at the samtime. Transfer rate = 1600×120=192,000 charaters/s


12-9

From Sec. 12-4; Mi = $\frac{N_s}{3}$ [(Aj \oplus Fig) + Kg]

Mi = $\frac{N_s}{3}$ (Aj \oplus Fig) Ng

FF A, $\frac{N_s}{3}$ | $\frac{N_s}$

www.samy007.blogfa.com




A d-bit counter drives a d-to-mline decoder where $2^d = m$ (m - No. of words in memory). For each count, the Mi bit is checked and if 1, the corresponding read signal for word i is activated.

12-14

Let $x_j = A_j F_{ij} + A_i F_{ij}$ (argument bit = memory word bit) Output indicator $G_i = 1$ if:

A1 Fi1 = 1 and $K_1 = 1$ (First bit in A=1 while $F_{i1} = 0$)
or if $X_1 A_2 F_{i2}^2 = 1$ and $K_2 = 1$ (First pair of bits are equal and second bit in A=1 while $F_{i2} = 0$)

Gi = (A, Fi, +K') (X, A, Fi, +K') (X, X, A, Fi, +K') ... (x, x, ... X, A, Fi, +K')



 $\frac{12-15}{128K=2^{17}}; \quad \text{For a set size of 2, the index address}$ has 10 bits to accomposate $\frac{2048}{2} = 1024$ words of eache.

(2)
$$0.9 \times 100 + 0.1 \times 11000 = 90 + 110 = 200$$
 nsec.

cache access cache+memory
access

(b)
$$0.2 \times 1000 + 0.8 \times 200 = 200 + 160 = 360$$
 nsec.
write access from (a)

12-17 Segvence: ABCDBEDACECE

12-18 64K x 16: 15 bit address; 16-bit data. (a) TAG BLOCK WRD 2 = 16 bit addiress INDEX = 10 bit cache address (E) =23DATA (c) 28-256 blocks of 4 words each 12-19 (d) radvess space = 24 bits 2 = 16 M words

(b) Memory space = 16 bits 2 = 64 K words (c) $\frac{16M}{aK} = 8K$ pages $\frac{64K}{aV} = 32$ blocks The pages that are not in main memory are: Address address that will cause fault 2048-3071 Page 2357 3072 - 4095 5 K 5120-6143 1K 7168 - 8191 12-21 Pages in memory Firstin-7 Initial 26-40-0235 014.6 0146 0164 42_35 2357.

600AF and FOOAF

12-23

Logical address: 7 bits 5 bits 12 bits = 24 bits

Segment | Fage | word |

Physical address: 12 bits
Block Word

12-24

Segment 36 = (0100100), (7-bit Linary) Page 15 = (01111) = (5-67 binary) Word 2000 = (011111010000), (12-bit Livery) Logical address = 0,00100 01111 011111010000 (a4- bit binary)

CHAPTER 13

13-1

Tightly coupled multiprocessors require that all processes in the system have access to a common global memory. In loosely coupled multiprocessors, the memory is distributed and a mechanism is required to Provide wessage - passing between the processors. Tightly coupled systems are easier to program. Since we special sleps are required to make shared data available to two or more processors. A loosely crupled system required that sharing of data be implemented by the messages.

13-2


The address assigned to common memory is never assigned to any of the local memories. The common memory is recognized by its distinct address.


13-3 Pxm switches


13-4 logn stages with na switches in each stage.

Inputs 0,2,4, and 6 will be disconnected from outputs 2 and 3.

13-6







Encodor input Excoder autport Decoder inty Dewder output OI (I, has highest priority)

0100 Arkilor 2(I) is acknowledged

13-11

As explained in the text, ennect output PO from arbiter 4 into imput PI of artitud. Once the living is disabled, the artifer that releases the bus has the lowest pricity.

13-12

Memory access needed to send data from one processor to another must be synchronized with test-and-set instructions. Most of the time would be taken up by unsuccesful test by the receiver. One way to speed the travefri would be to send an interrupt request to the receiving processor.

13-13

- (a) Mutual exclusion implies that each processor claims exclusive control of the resources alocated to it.
- (b) Critical section is a program sequence that must be comptel, exocuted without interruptions by othe processors.

(Contined in next page)

13-13 (Continued)

- (c) Hardware lock is a hardware signal to crivie that a memory read is followed by a memory write without interruption from another processor,
- (d) <u>Semaphore</u> is a variable that indicates the number of processes attempting to use the critical section.
- Write memory operation so that the memory location cannot be accessed and medified by another processor.

11-14

Cache coherency is defined as the situation in which all cache refles of shared variables in a multiprocessor system have the same value at all times. A snoopy cache controller is a monitoring action that detects a write operation into any cache. The cache coherence problem can be resolved by either updading or invalidating all other chache values of the written information.