

Modeling the on-chip network with Garnet



