#### **ELP305: DESIGN AND SYSTEM LABORATORY**

# EXPERIMENT 7: Design and implement a simple CPU and interface it to the gcd co-processor

GROUP NUMBER: 22

EXPERIMENT DONE ON: 30/04/2018

SUBMITTED ON: 30/04/2018

SUBMITTED BY:

AVINASH KUMAR(2015MT10319)

CHARVI NAHAR(2015MT10595)

DRASHTI KHATSURIYA(2015MT10598)

**Objective:** To learn and design a simple CPU. Also, implement it in VHDL.

**Problem Statement:** Design and implement a simple CPU in VHDL. Implement some of the important operations in ALU like: add, subtract, compare, NAND, AND, OR etc. Also interface the gcd co-processor with it. CPU design contain control unit, ALU unit and registers.


Components required: Xilinx Software

# **Challenges Faced:**

Faced difficulty to integrate more than one VHDL module and run all of them concurrently properly. But after debugging, this is working fine. Otherwise no such challenges faced since we have learnt VHDL language very well.


# **Block Diagram:**

#### Simple CPU




#### **Observations:**


**FIG:** When enable pin of x and y are 0. Means no content is load into registers and output "0000".




**FIG:** When enable pin of x and y are 1. Means load the content into the registers and do operation corresponding to opcode "". Here 3+2=5.



**FIG:** When enable pin of x and y are 1. Means load the content into the registers and do operation corresponding to opcode "". Here 10-3=7.




**FIG:** When enable pin of x and y are 1. Means load the content into the registers and do operation corresponding to opcode "010". Here 0011 XOR 0010 = 0001.




#### **GCD INTERFACE OUTPUT**

**FIG:** When enable pin of x and y are 1. Means load the content into the registers and do operation corresponding to opcode "110". Here GCD of 13 & 7 = 1(shown in clock cycle 400 - 500 ns). GCD of 10 & 5 = 5. (shown in clock cycle 500 - 600 ns).



#### **Flowchart**



#### **Discussions**

Our CPU contains Control unit, Alu unit and registers. You can see our implementations. We have design some of the important operations in our ALU design and interface the gcd co-processor in it. We have done operations like: Add, Sub, Compare, XOR, AND, GCD Calculations, etc. We have also designed control unit which take instructions which consists of opcode and operands and break into three things opcode, Input A, Input B. and then this opcode load into instruction registers and operands load into registers according to enable pin status and ALU perform this operation and give the output into output registers.

#### **Results**

I have also shown some the results like: Add, Sub, XOR, gcd of two number above in observation. See the content written in FIG of each observations.

#### References

- 1. <a href="https://www.xilinx.com/itp/xilinx10/books/docs/qst/qs">https://www.xilinx.com/itp/xilinx10/books/docs/qst/qs</a>
  <a href="t.pdf">t.pdf</a>
- 2. <a href="http://esd.cs.ucr.edu/labs/tutorial/">http://esd.cs.ucr.edu/labs/tutorial/</a>
- 3. <a href="https://www.youtube.com/watch?v=R-7u0NMLrpQ&t=10s">https://www.youtube.com/watch?v=R-7u0NMLrpQ&t=10s</a>
- 4. https://www.youtube.com/watch?v=-y3sFaFqSq4&t=15s

### Code

## Control\_unit.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity control_unit is
    PORT( instruction : in STD_LOGIC_VECTOR(10 DOWNTO 0);
        opcode : out STD_LOGIC_VECTOR(2 DOWNTO 0);
        input_A : out STD_LOGIC_VECTOR(3 DOWNTO 0);
        input_B : out STD_LOGIC_VECTOR(3 DOWNTO 0));
end control_unit;
```

```
architecture Behavioral of control_unit is
begin
input_B <= instruction(3 DOWNTO 0);</pre>
input_A <= instruction(7 DOWNTO 4);</pre>
opcode <= instruction(10 DOWNTO 8);</pre>
end Behavioral;
alu_unit.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
entity alu_unit is
      PORT( x_enable : in std_logic;
            y_enable : in std_logic;
            opcode_val : in std_logic_vector(2 DOWNTO 0);
            register_x : in std_logic_vector(3 DOWNTO 0);
            register_y : in std_logic_vector(3 DOWNTO 0);
            output register: out std logic vector(3 DOWNTO 0));
end alu_unit;
architecture Behavioral of alu_unit is
begin
process(x_enable,y_enable,register_x,register_y,opcode_val)
variable xv,yv: STD_LOGIC_VECTOR(3 DOWNTO 0);
begin
      if(x_enable = '0' AND y_enable = '0') then
            output_register <= "0000";
      elsif(x_enable = '1' AND y_enable = '0') then
            output_register <= "0000";
      elsif(x_enable = '0' AND y_enable = '1') then
            output_register <= "0000";
      else
            case opcode val is
                  when "000" =>
                        output_register <= register_x + register_y;
```

```
when "001" =>
                        output_register <= register_x - register_y;
                  when "010" =>
                        output_register <= register_x XOR register_y;
                  when "011" =>
                        output_register <= register_x OR register_y;
                  when "100" =>
                        output_register <= register_x AND register_y;
                  when "101" =>
                        output_register <= NOT register_x;
                  when "110" =>
                        xv := register_x;
                        yv:= register_y;
                        while(xv \neq yv) loop
                              if xv < yv then
                                    yv:= yv - xv; ---- gcd co-processor
                              else
                                    xv := xv - yv;
                              end if;
                        end loop;
                        output_register <= xv;
                  when "111" =>
                        if(register_x > register_y) then
                              output_register<= "0010";
                        elsif(register_x < register_y) then
                              output_register<= "0001";
                        else
                              output_register<="0011";
                        end if;
                  when others =>
                        output_register <= "0000";
            end case;
      end if:
end process;
end Behavioral;
```

```
cpu.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity cpu is
      PORT(instructions: in std_logic_vector(10 DOWNTO 0);
           xenable: in std logic:
           yenable : in std_logic;
           instruction register: inout std logic vector(2 DOWNTO 0);
           inputA : inout std_logic_vector(3 DOWNTO 0);
           inputB: inout std logic vector(3 DOWNTO 0);
           output : out std_logic_vector(3 DOWNTO 0);
           program_counter : in std_logic_vector(3 DOWNTO 0));
end cpu;
architecture Behavioral of cpu is
COMPONENT control_unit is
      PORT(instruction: in std logic vector(10 DOWNTO 0);
            opcode : out std_logic_vector(2 DOWNTO 0);
            input A: out std logic vector(3 DOWNTO 0);
            input_B : out std_logic_vector(3 DOWNTO 0));
end component;
COMPONENT alu unit is
      PORT( x_enable : in std_logic;
            y enable: in std logic;
            opcode_val : in std_logic_vector(2 DOWNTO 0);
            register x: in std logic vector(3 DOWNTO 0);
            register_y : in std_logic_vector(3 DOWNTO 0);
             output register: out std logic vector(3 DOWNTO 0));
end component;
begin
process1 : control_unit port map(instruction => instructions,opcode =>
instruction_register, input_A => inputA, input_B => inputB);
process2 : alu_unit port map(x_enable => xenable,y_enable => yenable,
opcode val => instruction register,register x => inputA, register y =>
inputB,output_register => output);
end Behavioral;
```

```
cpu_test_bench.vhd
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY cpu_test_bench IS
END cpu_test_bench;
ARCHITECTURE behavior OF cpu_test_bench IS
  COMPONENT cpu
  PORT(
    instructions : IN std_logic_vector(10 downto 0);
    xenable : IN std_logic;
    yenable : IN std_logic;
    instruction_register : INOUT std_logic_vector(2 downto 0);
    inputA: INOUT std_logic_vector(3 downto 0);
    inputB : INOUT std_logic_vector(3 downto 0);
    output: OUT std_logic_vector(3 downto 0);
    program counter: IN std logic vector(3 downto 0)
  END COMPONENT;
 --Inputs
 signal instructions : std_logic_vector(10 downto 0) := (others => '0');
 signal xenable : std_logic := '0';
 signal yenable : std_logic := '0';
 signal program counter: std logic vector(3 downto 0) := (others => '0');
--BiDirs
 signal instruction_register : std_logic_vector(2 downto 0);
 signal inputA : std logic vector(3 downto 0);
 signal inputB: std_logic_vector(3 downto 0);
--Outputs
 signal output : std_logic_vector(3 downto 0);
```

```
-- Instantiate the Unit Under Test (UUT)
uut: cpu PORT MAP (
   instructions => instructions,
   xenable => xenable.
   yenable => yenable,
   instruction_register => instruction_register,
   inputA => inputA,
   inputB => inputB,
   output => output,
   program_counter => program_counter
  );
-- Stimulus process
stim_proc_instruction: process
begin
    instructions <= "00000110010";
    program_counter <= "0001";</pre>
 -- hold reset state for 100 ns.
 wait for 100 ns:
                 instructions <= "00000110010";
                program_counter <= "0010";</pre>
 -- hold reset state for 100 ns.
 wait for 100 ns:
                 instructions <= "00110100011";
                program_counter <= "0011";</pre>
 -- hold reset state for 100 ns.
 wait for 100 ns:
                instructions <= "01000110010";
                program_counter <= "0100";</pre>
 -- hold reset state for 100 ns.
          wait for 100 ns:
                instructions <= "11011010111";
                program_counter <= "0101";</pre>
 -- hold reset state for 100 ns.
          wait for 100 ns:
                instructions <= "11010100101";
                 program_counter <= "0110";</pre>
 -- hold reset state for 100 ns.
          wait for 100 ns:
```

```
instructions <= "11100110010";
                 program counter <= "0111";</pre>
 -- hold reset state for 100 ns.
          wait for 100 ns:
                 instructions <= "10100110010";
                 program_counter <= "1000";</pre>
 -- hold reset state for 100 ns.
          wait for 100 ns:
                 instructions <= "10000110010";
                 program counter <= "1001";
 -- hold reset state for 100 ns.
          wait for 100 ns:
                 instructions <= "10000110010";
                 program_counter <= "1001";</pre>
 -- hold reset state for 100 ns.
    wait:
end process;
stim_proc_xenable: process
begin
    xenable <= '0';
 -- hold reset state for 100 ns.
 wait for 100 ns;
                 xenable <= '1';
 -- hold reset state for 100 ns.
 wait for 100 ns:
                 xenable <= '1';
 -- hold reset state for 100 ns.
 wait for 100 ns;
                 xenable <= '1';
                 wait for 100 ns;
                 xenable <= '1':
 -- hold reset state for 100 ns.
          wait for 100 ns;
                 xenable <= '1';
 -- hold reset state for 100 ns.
          wait for 100 ns;
                 xenable <= '1';
 -- hold reset state for 100 ns.
          wait for 100 ns;
                 xenable <= '1';
 -- hold reset state for 100 ns.
```

```
wait for 100 ns;
                   xenable <= '1';
   -- hold reset state for 100 ns.
            wait for 100 ns;
                   xenable <= '0';
   -- hold reset state for 100 ns.
   wait;
 end process;
stim_proc_yenable: process
 begin
                   yenable <= '0';</pre>
   -- hold reset state for 100 ns.
   wait for 100 ns:
                   yenable <= '1';
   -- hold reset state for 100 ns.
   wait for 100 ns;
                   yenable <= '1';
   -- hold reset state for 100 ns.
   wait for 100 ns:
                   yenable <= '1';
                   wait for 100 ns;
                   yenable <= '1';
   -- hold reset state for 100 ns.
            wait for 100 ns;
                   yenable <= '1';
   -- hold reset state for 100 ns.
            wait for 100 ns;
                   yenable <= '1';
   -- hold reset state for 100 ns.
            wait for 100 ns;
                   yenable <= '1';
   -- hold reset state for 100 ns.
            wait for 100 ns;
                   yenable <= '1';
   -- hold reset state for 100 ns.
            wait for 100 ns;
                   yenable <= '1';
   -- hold reset state for 100 ns.
   wait:
 end process;
END;
```