

User Guide

**V5**

**Express Logic**

858.613.6640

Toll Free 888.THREADX

FAX 858.521.4259

[www.expresslogic.com](http://www.expresslogic.com)

**©1997-2019 by Express Logic**

All rights reserved. This document and the associated ThreadX software are the sole property of Express Logic. Each contains proprietary information of Express Logic. Reproduction or duplication by any means of any portion of this document without the prior written consent of Express Logic is expressly forbidden.

Express Logic reserves the right to make changes to the specifications described herein at any time and without notice in order to improve design or reliability of ThreadX. The information in this document has been carefully checked for accuracy; however, Express Logic makes no warranty pertaining to the correctness of this document.

**Trademarks**

ThreadX is a registered trademark of Express Logic, and *picokernel*, *preemption-threshold*, and *event-chaining* are trademarks of Express Logic.

All other product and company names are trademarks or registered trademarks of their respective holders.

**Warranty Limitations**

Express Logic makes no warranty of any kind that the ThreadX products will meet the USER’s requirements, or will operate in the manner specified by the USER, or that the operation of the ThreadX products will operate uninterrupted or error free, or that any defects that may exist in the ThreadX products will be corrected after the warranty period. Express Logic makes no warranties of any kind, either expressed or implied, including but not limited to the implied warranties of merchantability and fitness for a particular purpose, with respect to the ThreadX products. No oral or written information or advice given by Express Logic, its dealers, distributors, agents, or employees shall create any other warranty or in any way increase the scope of this warranty, and licensee may not rely on any such information or advice.

Part Number: 000-0021

Revision 5.6

# Contents

[Contents 3](#_Toc15889758)

[Chapter 1 Overview 5](#_Toc15889759)

[Chapter 2 Installation and Use 6](#_Toc15889760)

[Chapter 3 LevelX NAND Support 9](#_Toc15889761)

[NAND Bad Block Support 11](#_Toc15889762)

[NAND Driver Requirements 11](#_Toc15889763)

[Driver Initialization 11](#_Toc15889764)

[Driver Read Page 12](#_Toc15889765)

[Driver Write Page 12](#_Toc15889766)

[Driver Block Erase 12](#_Toc15889767)

[Driver Block Erased Verify 13](#_Toc15889768)

[Driver Page Erased Verify 13](#_Toc15889769)

[Driver Block Status Get 14](#_Toc15889770)

[Driver Block Status Set 14](#_Toc15889771)

[Driver Block Extra Bytes Get 14](#_Toc15889772)

[Driver Block Extra Bytes Set 15](#_Toc15889773)

[Driver System Error 15](#_Toc15889774)

[NAND Simulated Driver 15](#_Toc15889775)

[NAND FileX Integration 16](#_Toc15889776)

[Chapter 4 LevelX NAND APIs 17](#_Toc15889777)

[lx\_nand\_flash\_close 18](#_Toc15889778)

[lx\_nand\_flash\_defragment 20](#_Toc15889779)

[lx\_nand\_flash\_extended\_cache\_enable 22](#_Toc15889780)

[lx\_nand\_flash\_initialize 24](#_Toc15889781)

[lx\_nand\_flash\_open 26](#_Toc15889782)

[lx\_nand\_flash\_page\_ecc\_check 28](#_Toc15889783)

[lx\_nand\_flash\_page\_ecc\_compute 30](#_Toc15889784)

[lx\_nand\_flash\_partial\_defragment 32](#_Toc15889785)

[lx\_nand\_flash\_sector\_read 34](#_Toc15889786)

[lx\_nand\_flash\_sector\_release 36](#_Toc15889787)

[lx\_nand\_flash\_sector\_write 38](#_Toc15889788)

[Chapter 5 LevelX NOR Support 40](#_Toc15889789)

[Chapter 6 LevelX NOR APIs 46](#_Toc15889790)

[lx\_nor\_flash\_close 47](#_Toc15889791)

[lx\_nor\_flash\_defragment 49](#_Toc15889792)

[lx\_nor\_flash\_extended\_cache\_enable 51](#_Toc15889793)

[lx\_nor\_flash\_initialize 53](#_Toc15889794)

[lx\_nor\_flash\_open 55](#_Toc15889795)

[lx\_nor\_flash\_partial\_defragment 57](#_Toc15889796)

[lx\_nor\_flash\_sector\_read 59](#_Toc15889797)

[lx\_nor\_flash\_sector\_release 61](#_Toc15889798)

[lx\_nor\_flash\_sector\_write 63](#_Toc15889799)

[Index 65](#_Toc15889800)

# Chapter 1 Overview

LevelX provides NAND and NOR flash wear leveling facilities to embedded applications. Since both NAND and NOR flash memory can only be erased a finite number of times, it’s critical to distribute the flash memory use evenly. This is typically called “wear leveling” and is the purpose behind LevelX.

The algorithm that chooses which flash block to reuse is primarily based on the erase count, but not entirely. The block with the lowest erase count might not be chosen if there is another block that has an erase count within an acceptable delta from the minimal erase count and that has a greater number of obsolete mappings. In such cases, the block with the greatest number of obsolete mappings will be erased and reused, thus saving overhead in moving valid mapping entries.

LevelX supports multiple instances of NAND and/or NOR parts, i.e., the application can utilize separate instances of LevelX within the same application. Each instance requires its own control block provided by the application as well as its own flash driver.

LevelX presents to the user an array of logical sectors that are mapped to physical flash memory inside of LevelX. To enhance performance, LevelX also provides a cache of the most recent logical sector mappings. The size of this cache is user defined. Applications may use LevelX in conjunction with FileX or may read/write logical sectors directly. LevelX has no dependency on FileX and very little dependency on ThreadX (only primitive ThreadX data types are used).

LevelX is designed for fault tolerance. Flash updates are performed in a multiple-step process that can be interrupted in each step. LevelX automatically recovers to the optimal state during the next operation.

LevelX requires a flash driver for physical access to the underlying flash memory. Example NAND and NOR simulated drivers are provided and can be used as a good starting point for implementing actual LevelX drivers. In addition, driver requirements are detailed later in this documentation.

The following chapters describe the functional operation for the NAND and NOR LevelX support.

# Chapter 2 Installation and Use

Installation and use of LevelX is straightforward and described in the following sections of this chapter.

**Distribution**

LevelX is distributed in ANSI C where each function is contained in its own separate C file. The files in the LevelX distribution are as follows:

lx\_api.h

lx\_nand\_flash\_256byte\_ecc\_check.c

lx\_nand\_flash\_256byte\_ecc\_compute.c

lx\_nand\_flash\_block\_full\_update.c

lx\_nand\_flash\_block\_reclaim.c

lx\_nand\_flash\_close.c

lx\_nand\_flash\_defragment.c  
lx\_nand\_flash\_extended\_cache\_enable.c

lx\_nand\_flash\_initialize.c

lx\_nand\_flash\_logical\_sector\_find.c

lx\_nand\_flash\_next\_block\_to\_erase\_find.c

lx\_nand\_flash\_open.c

lx\_nand\_flash\_page\_ecc\_check.c

lx\_nand\_flash\_page\_ecc\_compute.c  
lx\_nand\_flash\_partial\_defragment.c

lx\_nand\_flash\_physical\_page\_allocate.c

lx\_nand\_flash\_sector\_mapping\_cache\_invalidate.c

lx\_nand\_flash\_sector\_read.c

lx\_nand\_flash\_sector\_release.c

lx\_nand\_flash\_sector\_write.c

lx\_nand\_flash\_system\_error.c

lx\_nor\_flash\_block\_reclaim.c

lx\_nor\_flash\_close.c

lx\_nor\_flash\_defragment.c  
lx\_nor\_flash\_extended\_cache\_enable.c

lx\_nor\_flash\_initialize.c

lx\_nor\_flash\_logical\_sector\_find.c

lx\_nor\_flash\_next\_block\_to\_erase\_find.c

lx\_nor\_flash\_open.c

lx\_nor\_flash\_partial\_defragment.c

lx\_nor\_flash\_physical\_sector\_allocate.c

lx\_nor\_flash\_sector\_mapping\_cache\_invalidate.c

lx\_nor\_flash\_sector\_read.c

lx\_nor\_flash\_sector\_release.c

lx\_nor\_flash\_sector\_write.c

lx\_nor\_flash\_system\_error.c

There are also simulator and FileX driver samples for both LevelX NAND and NOR instances, as follows:

demo\_filex\_nand\_flash.c  
fx\_nand\_flash\_simulated\_driver.c

lx\_nand\_flash\_simulator.c

demo\_filex\_nor\_flash.c  
fx\_nor\_flash\_simulated\_driver.c

lx\_nor\_flash\_simulator.c

Of course, if only NAND flash is required, only the LevelX NAND flash files (***lx\_nand\_\*.c***) are needed. Similarly, if only NOR flash is required, only the NOR flash files (***lx\_nor\_\*.c***) are needed.

**Configuration Options**

LevelX can be configured at compile time via the conditional defines described below. Simply add the desired define to the compilation of each LevelX source to use the option.

|  |  |
| --- | --- |
| **Define** | **Meaning** |
| **LX\_DIRECT\_READ** | Defined, this option bypasses the NOR flash driver read routine in favor or reading the NOR memory directly, resulting in a significant performance increase. |
| **LX\_FREE\_SECTOR\_DATA\_VERIFY** | Defined, this causes the LevelX NOR instance open logic to verify free NOR sectors are all ones. |
| **LX\_NAND\_SECTOR\_MAPPING\_CACHE\_SIZE** | By default this value is 16 and defines the logical sector mapping cache size. Large values improve performance, but cost memory. The minimum size is 8 and all values must be a power of 2. |
| **LX\_NAND\_FLASH\_DIRECT\_MAPPING\_CACHE** | Defined, this creates a direct mapping cache, such that there are no cache misses. It also requires that LX\_NAND\_SECTOR\_MAPPING\_CACHE\_SIZE represents the exact number of total pages in your flash device. |
| **LX\_NOR\_DISABLE\_EXTENDED\_CACHE** | Defined, this disabled the extended NOR cache. |
| **LX\_NOR\_EXTENDED\_CACHE\_SIZE** | By default this value is 8, which represents a maximum of 8 sectors that can be cached in a NOR instance. |
| **LX\_NOR\_SECTOR\_MAPPING\_CACHE\_SIZE** | By default this value is 16 and defines the logical sector mapping cache size. Large values improve performance, but cost memory. The minimum size is 8 and all values must be a power of 2. |
| **LX\_THREAD\_SAFE\_ENABLE** | Defined, this makes LevelX thread-safe by using a ThreadX mutex object throughout the API. |

**Using LevelX**

Using LevelX by itself or with FileX is easy. Simply include ***lx\_api.h*** in the code that references the LevelX API and ensure that the LevelX object code is available at link time. Please examine the ***demo\_filex\_nand\_flash.c*** and ***demo\_filex\_nor\_flash.c*** for examples of how to use LevelX.

# Chapter 3 LevelX NAND Support

NAND flash memory is commonly utilized for large data storage, which is typical of file systems. NAND memory consists of ***blocks***. Within each NAND block is a series of ***pages***. NAND blocks are erasable, which means that all pages within the NAND block are erased (set to all ones). Each NAND block page has a set of ***spare bytes*** that are utilized by LevelX for bookkeeping, bad block management, and error detection. NAND block pages are available in a variety of sizes. The most common page sizes are:

|  |  |
| --- | --- |
| **Page Size** | **Spare Bytes** |
| 256 | 8 |
| 512 | 16 |
| 2048 | 64 |

NAND memory differs from NOR memory in that there is no direct access, i.e., NAND memory cannot be read directly from the processor like NOR memory. NAND memory can only be written to after an erase a limited number of times. Again, this differs from NOR memory that can be written an unlimited number of times providing the write request is clearing set bits. Finally, the spare bytes associated with each page are unique to NAND flash. Typical spare byte configurations are:

|  |  |  |
| --- | --- | --- |
| **Number of Spare Bytes** | | **Format** |
| 8 | Bytes 0-2: | ECC bytes |
| Bytes 3,4,6,7: | LevelX Sector Mapping |
| Byte 5: | Bad block flag |
| 16 | Bytes 0-3,6-7: | ECC bytes |
| Bytes 8-11: | LevelX Sector Mapping |
| Bytes 12-15: | Unused |
| Byte 5: | Bad block flag |
| 64 | Byte 0: | Bad block flag |
| Bytes 2-5: | LevelX Sector Mapping |
| Bytes 6-39: | Unused |
| Bytes 40-63: | ECC bytes |

LevelX Utilizes 4 of the spare bytes of each NAND page for keeping track of the logical sector mapped to the physical NAND page. These 4 bytes are used to implement a 32-bit unsigned integer with a LevelX proprietary format. The upper bit of the 32-bit field (bit 31) is used to indicate the logical sector-to-page mapping is valid. If this bit is 0, the information in this page is no longer valid. The next bit—bit 30—is used to indicate this page is in the process of becoming obsolete and a new sector is being written. Bit 29 is used to indicate when the mapping entry write is complete. If bit 29 is 0, the mapping entry write is complete. If bit 29 is set, the mapping entry was in the process of being written. Bits 30 and 29 are used in recovering from a potential power loss while updating a new flash page. Finally, the lower 29-bits (28-0) contain the logical sector number for the page.

**LevelX Mapping Entry**

|  |  |
| --- | --- |
| Bit(s) | Meaning |
| 31 | Valid flag. When set and logical sector is not all ones indicates mapping is valid |
| 30 | Obsolete flag. When clear, this mapping is either obsolete or is in the process of becoming obsolete. |
| 29 | Mapping entry write is complete when this bit is 0 |
| 0-28 | Logical sector mapped to this physical page—when not all ones. |

LevelX also utilizes the first page of each NAND block for the block erase count as well as the list of mapped pages when the block is full. The format of the first page of a NAND block in LevelX is shown below:

**LevelX Block Page 0 Format**

|  |
| --- |
| [Block Erase Count] |
| [Page 1 Sector Mapping] |
| … |
|  |
| [Page “n” Sector Mapping]  [0xF0F0F0F0] |

**Note**: *The page mapping information is only written when the block is full, i.e., all the pages of the block have been written to. This enables faster search for free pages and logical sector mapping during run-time.*

## NAND Bad Block Support

NAND memory is also more likely to have bad blocks than NOR memory. This is largely because NAND manufacturers can increase yield by allowing bad blocks and requiring software to work-around such bad blocks. LevelX handles NAND bad block management by simply mapping around bad blocks.

LevelX also provides APIs for 256-byte Hamming Error Correction Codes (ECC) for the underlying LevelX driver to utilize for calculating new ECC codes or to perform 1-bit error correction on page reading within each 256-byte section of the page.

## NAND Driver Requirements

LevelX requires an underlying NAND flash driver that is specific to the underlying flash part and hardware implementation. The driver is specified to LevelX during initialization via the API ***lx\_nand\_flash\_open***. The prototype of the LevelX driver is:

INT ***nand\_driver\_initialize***(LX\_NAND\_FLASH \*instance);

The “***instance***” parameter specifies the LevelX NAND control block. The driver initialization function is responsible for setting up all the other driver-level services for the associated LevelX instance. The services required for each LevelX NAND instance are:

Read Page

Write Page

Block Erase

Block Erased Verify

Page Erased Verify

Block Status Get

Block Status Set

Block Extra Bytes Get

Block Extra Bytes Set

System Error Handler

## Driver Initialization

These services are setup via setting function pointers in the ***LX\_NAND\_FLASH*** instance within the driver’s initialization function. The driver initialization function also specifies the total number of block, pages per block, bytes per page, and a RAM area large enough to read one page into memory. The driver initialization function likely also performs additional device and/or implementation-specific initialization duties before returning ***LX\_SUCCESS***.

## Driver Read Page

The LevelX NAND driver “read page” service is responsible for reading a specific page in a specific block of the NAND flash. All error checking and correcting logic is the responsibility of the driver service. If successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “read page” service is:

INT ***nand\_driver\_read\_page***(ULONG block,ULONG page,

ULONG \*destination, ULONG words);

Where “***block***” and “***page***” identify which page to read and “***destination***” and “***words***” specify where to place the page contents and how many 32-bit words to read.

## Driver Write Page

The LevelX NAND driver “write page” service is responsible for writing a specific page into the specified block of the NAND flash. All error checking and ECC computation is the responsibility of the driver service. If successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “write page” service is:

INT ***nand\_driver\_write\_page***(ULONG block, ULONG page,

ULONG \*source, ULONG words);

Where “***block***” and “***page***” identify which page to write and “***source***” and “***words***” specify the source of the write and how many 32-bit words to write.

**Note**: LevelX relies on the driver for low-level error detection when writing to the flash page, which typically involves reading back the page and comparing with the write buffer to ensure the write was successful.

## Driver Block Erase

The LevelX NAND driver “block erase” service is responsible for erasing the specified block of the NAND flash. If successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “block erase” service is:

INT ***nand\_driver\_block\_erase***(ULONG block,  
 ULONG erase\_count);

Where “***block***” identifies which block to erase. The parameter “***erase\_count***” is provided for diagnostic purposes. For example, the driver may want to alert another portion of the application software when the erase count exceeds a specific threshold.

**Note**: LevelX relies on the driver for low-level error detection when the block is erased, which typically involves ensuring that all pages of the block are all ones.

## Driver Block Erased Verify

The LevelX NAND driver “block erased verify” service is responsible for verifying that the specified block of the NAND flash is erased. If it is erased, the LevelX NAND driver returns ***LX\_SUCCESS***. If the block is not erased, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “block erased verify” service is:

INT ***nand\_driver\_block\_erased\_verify***(ULONG block);

Where “***block***” specifies which block to verify that it is erased.

**Note**: LevelX relies on the driver to examine all pages and all bytes of each page – including spare and data bytes – to ensure they are erased (contain all ones).

## Driver Page Erased Verify

The LevelX NAND driver “page erased verify” service is responsible for verifying that the specified page of the specified block of the NAND flash is erased. If it is erased, the LevelX NAND driver returns ***LX\_SUCCESS***. If the page is not erased, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “page erased verify” service is:

INT ***nand\_driver\_page\_erased\_verify***(ULONG block,  
 ULONG page);

Where “***block***” specifies which block and “***page***” specifies the page to verify that it is erased.

**Note**: LevelX relies on the driver to examine all bytes of the specified page – including spare and data bytes – to ensure they are erased (contain all ones).

## Driver Block Status Get

The LevelX NAND driver “block status get” service is responsible for retrieving the bad block flag of the specified block of the NAND flash. If it is successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If it is not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “block status get” service is:

INT ***nand\_driver\_block\_status\_get***(ULONG block,  
 UCHAR \*bad\_block\_byte);

Where “***block***” specifies which block and “***bad\_block\_byte***” specifies the destination for the bad block flag.

## Driver Block Status Set

The LevelX NAND driver “block status set” service is responsible for setting the bad block flag of the specified block of the NAND flash. If it is successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If it is not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “block status set” service is:

INT ***nand\_driver\_block\_status\_set***(ULONG block,

UCHAR bad\_block\_byte);

Where “***block***” specifies which block and “***bad\_block\_byte***” specifies the value of the bad block flag.

## Driver Block Extra Bytes Get

The LevelX NAND driver “block extra bytes get” service is responsible for retrieving extra bytes associated with a specific page of a specific block of the NAND flash. If it is successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If it is not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “block extra bytes get” service is:

INT ***nand\_driver\_block\_extra\_bytes\_get***(ULONG block,  
 ULONG page, UCHAR \*destination, UINT size);

Where “***block***” specifies which block, “***page***” specifies the specific page and “***destination***” specifies the destination for the extra bytes. The parameter “***size***” specifies how many extra bytes to get.

## Driver Block Extra Bytes Set

The LevelX NAND driver “block extra bytes set” service is responsible for setting extra bytes in a specific page of a specific block of the NAND flash. If it is successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If it is not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “block extra bytes set” service is:

INT ***nand\_driver\_block\_extra\_bytes\_set***(ULONG block,  
 ULONG page, UCHAR \*source, UINT size);

Where “***block***” specifies which block, “***page***” specifies the specific page and “***source***” specifies the source of the extra bytes. The parameter “***size***” specifies how many extra bytes to set.

## Driver System Error

The LevelX NAND driver “system error handler” service is responsible for setting handling system errors detected by LevelX. The processing in this routine is application dependent. If it is successful, the LevelX NAND driver returns ***LX\_SUCCESS***. If it is not successful, the LevelX NAND driver returns ***LX\_ERROR***. The prototype of the LevelX NAND driver “system error” service is:

INT ***nand\_driver\_system\_error***(UINT error\_code,   
 ULONG block, ULONG page);

Where “***block***” specifies which block, and “***page***” specifies the specific page the error represented by “***error\_code***” occurred.

## NAND Simulated Driver

LevelX provides a simulated NAND flash driver that simply uses RAM to simulate the operation of a NAND flash part. By default, the NAND simulated driver provides 8 NAND flash blocks with 16 pages per block and 2048 bytes per page.

The simulated NAND flash driver initialization function is ***lx\_nand\_flash\_simulator\_initialize*** and is defined in ***lx\_nand\_flash\_simulator.c***. This driver also provides a good template for writing specific NAND flash drivers.

## NAND FileX Integration

As mentioned earlier, LevelX does not rely on FileX for operation. All the LevelX APIs may be called directly by the application software to store/retrieve raw data to the logical sectors provided by LevelX. However, LevelX also supports FileX.

The file ***fx\_nand\_flash\_simulated\_driver.c*** contains an example FileX driver for use with the NAND flash simulation. An interesting aspect of this driver is that it combines 512-byte logical sectors typically used by FileX into single logical sector read/write requests to the LevelX simulator using 2048-byte pages. This results in more efficient use of the NAND flash memory. The NAND flash FileX driver for LevelX provides a good starting point for writing custom FileX drivers.  
  
**Note**: The FileX NAND flash format should be one full block size of sectors less than the NAND flash provides. This will help ensure best performance during the wear level processing. Additional techniques to improve write performance in the LevelX wear leveling algorithm include:

1. Ensure that all writes are exactly one or more clusters in size and start on exact cluster boundaries.
2. Pre-allocate clusters before performing large file write operations via the FileX ***fx\_file\_allocate*** class of APIs.
3. Ensure the FileX driver is enabled to receive release sector information and requests made to the driver to release sectors are handled in the driver by calling ***lx\_nor\_flash\_sector\_release***.
4. Periodic use of ***lx\_nand\_flash\_defragment*** to free up as many NAND blocks as possible and thus improve write performance.
5. Utilize the ***lx\_nand\_flash\_extended\_cache\_enable*** API to provide a RAM cache of various NAND block resources for faster performance.

# Chapter 4 LevelX NAND APIs

The LevelX NAND APIs available to the application are:

***lx\_nand\_flash\_close***

*Close NAND flash instance*

***lx\_nand\_flash\_defragment***

*Defragment NAND flash instance*

***lx\_nand\_flash\_extended\_cache\_enable***

*Enable/disable extended NAND cache*

***lx\_nand\_flash\_initialize***

*Initialize NAND flash support*

***lx\_nand\_flash\_open***

*Open NAND flash instance*

***lx\_nand\_flash\_page\_ecc\_check***

*Check page for ECC errors with correction*

***lx\_nand\_flash\_page\_ecc\_compute***

*Computes ECC for page*

***lx\_nand\_flash\_partial\_defragment***

*Partial defragment of NAND flash instance*

***lx\_nand\_flash\_sector\_read***

*Read NAND flash sector*

***lx\_nand\_flash\_sector\_release***

*Release NAND flash sector*

***lx\_nand\_flash\_sector\_write***

*Write NAND flash sector*

## lx\_nand\_flash\_close

Close NAND flash instance

**Prototype**

UINT **lx\_nand\_flash\_close**(LX\_NAND\_FLASH \*nand\_flash);

**Description**

This service closes the previously opened NAND flash instance.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error closing flash instance.

**Allowed From**

Threads

**Example**

*/\* Close NAND flash instance “my\_nand\_flash”. \*/*  
status **=** **lx\_nand\_flash\_close**(&my\_nand\_flash);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_defragment

Defragment NAND flash instance

**Prototype**

UINT **lx\_nand\_flash\_defragment**(LX\_NAND\_FLASH \*nand\_flash);

**Description**

This service defragments the previously opened NAND flash instance. The defragment process maximizes the number of free pages and blocks.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error defragmenting flash instance.

**Allowed From**

Threads

**Example**

*/\* Defragment NAND flash instance “my\_nand\_flash”. \*/*  
status **=** **lx\_nand\_flash\_defragment**(&my\_nand\_flash);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_extended\_cache\_enable

*Enable/disable extended NAND cache*

**Prototype**

UINT **lx\_nand\_flash\_extended\_cache\_enable**(LX\_NAND\_FLASH \*nand\_flash,   
 VOID \*memory, ULONG size);

**Description**

This service implements a cache layer in RAM using the memory supplied by the application. The total amount of memory required for full cache operation can be calculated as follows:

size (in\_bytes) = number\_of\_blocks (rounded up to be divisible by 4) +  
 ((number\_of\_blocks \* pages\_per\_block) \* 4)  +  
 ((number\_of\_blocks \* (pages\_per\_block + 1)) \* 4)

If the supplied memory is not large enough to accommodate the full NAND cache, this routine will enable as much of the NAND flash cache as possible based on the memory supplied.

The NAND cache is disabled if the memory address specified is NULL. Hence, the NAND cache maybe be used in a temporary fashion.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.  
**memory** Starting address for cache memory aligned for ULONG access.   
 A value of LX\_NULL disables the cache.  
**size** The size in bytes of the memory   
 supplied.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Not enough memory for one element of the NAND cache.

**Allowed From**

Threads

**Example**

*/\* Enable the NAND flash cache for the instance “my\_nand\_flash”. \*/*  
status **=** **lx\_nand\_flash\_extended\_cache\_enable**(&my\_nand\_flash,  
 &my\_memory, sizeof(my\_memory));  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_initialize

**I**nitialize NAND flash support

**Prototype**

UINT **lx\_nand\_flash\_initialize**(void);

**Description**

This service initializes LevelX NAND flash support. It must be called before any other LevelX NAND APIs.

**Input Parameters**

**None**

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error initializing NAND flash support.

**Allowed From**

Initialization, Threads

**Example**

*/\* Initialize NAND flash support. \*/*  
status **=** **lx\_nand\_flash\_initialize**();  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_open

Open NAND flash instance

**Prototype**

UINT **lx\_nand\_flash\_open**(LX\_NAND\_FLASH \*nand\_flash, CHAR \*name,   
 UINT (\*nand\_driver\_initialize) (LX\_NAND\_FLASH \*));

**Description**

This service opens a NAND flash instance with the specified NAND flash control block and driver initialization function. Note that the driver initialization function is responsible for installing various function pointers for reading, writing, and erasing blocks/pages of the NAND hardware associated with this NAND flash instance.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**name** Name of NAND flash instance.

**nand\_driver\_initialize** Function pointer to NAND flash driver initialization function. Please refer to Chapter 3 of this guide for more details on NAND flash driver responsibilities.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error opening NAND flash instance.

**LX\_NO\_MEMORY** (0x08) Driver did not provide buffer for reading one page into RAM.

**Allowed From**

Threads

**Example**

*/\* Open NAND flash instance “my\_nand\_flash” with   
 the driver “my\_nand\_driver\_initialize”. \*/*  
status **=** **lx\_nand\_flash\_open**(&my\_nand\_flash,”my nand flash”,   
 my\_nand\_driver\_initialize);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_page\_ecc\_check

Check page for ECC errors with correction

**Prototype**

UINT **lx\_nand\_flash\_page\_ecc\_check**(LX\_NAND\_FLASH \*nand\_flash,   
 UCHAR \*page\_buffer, UCHAR \*ecc\_buffer);

**Description**

This service verifies the integrity of the supplied NAND page buffer with the supplied ECC. Page size (defined in the NAND flash instance pointer) is assumed to be a multiple of 256-bytes and the ECC code supplied is capable of correcting a 1 bit error in each 256-byte portion of the page.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**page\_buffer** Pointer to NAND flash page buffer.

**ecc\_buffer** Pointer to ECC for NAND flash page.  
Note that there are 3 ECC bytes per 256-byte portion of the page.

**Return Values**

**LX\_SUCCESS** (0x00) NAND page has no errors.

**LX\_NAND\_ERROR\_CORRECTED**

(0x06) One or more 1-bit errors were corrected in the NAND page—correction(s) are in the page buffer.

**LX\_NAND\_ERROR\_NOT\_CORRECTED**

(0x07) Too many errors to correct on the NAND page.

**Allowed From**

LevelX Driver

**Example**

*/\* Check the NAND page pointed to by “page\_pointer” of the*

*NAND flash instance “my\_nand\_flash” . \*/*  
status **=** **lx\_nand\_flash\_page\_ecc\_check**(&my\_nand\_flash,   
 page\_pointer, ecc\_pointer);  
  
 */\* If status is LX\_SUCCESS the page is valid. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_page\_ecc\_compute

Compute ECC for page

**Prototype**

UINT **lx\_nand\_flash\_page\_ecc\_compute**(LX\_NAND\_FLASH \*nand\_flash,   
 UCHAR \*page\_buffer, UCHAR \*ecc\_buffer);

**Description**

This service computes the ECC of the supplied NAND page buffer and returns the ECC in the supplied ECC buffer. Page size is assume to be a multiple of 256-bytes (defined in the NAND flash instance pointer). The ECC code is used to verify the integrity of the page when it is read at a later time.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**page\_buffer** Pointer to NAND flash page buffer.

**ecc\_buffer** Pointer to destination for ECC of the NAND flash page. Note that must be 3 bytes of ECC storage per 256-byte portion of the page. For example, a 2048 byte page would require 24 bytes for the ECC.

**Return Values**

**LX\_SUCCESS** (0x00) ECC successfully calculated.

**LX\_ERROR** (0x01) Error calculating ECC.

**Allowed From**

LevelX Driver

**Example**

*/\* Compute ECC for the NAND page pointed to by*

*“page\_pointer” of the NAND flash instance*

*“my\_nand\_flash”. \*/*  
status **=** **lx\_nand\_flash\_page\_ecc\_compute**(&my\_nand\_flash,   
 page\_pointer, ecc\_pointer);  
  
 */\* If status is LX\_SUCCESS the ECC was calculated and*

*Can be found in the memory pointed to by*

*“ecc\_pointer.” \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_partial\_defragment

Partial defragment of NAND flash instance

**Prototype**

UINT **lx\_nand\_flash\_partial\_defragment**(LX\_NAND\_FLASH \*nand\_flash,   
 UINT max\_blocks);

**Description**

This service defragments the previously opened NAND flash instance up to the maximum number of blocks specified. The defragment process maximizes the number of free pages and blocks.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**max\_blocks** Maximum number of blocks.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error defragmenting flash instance.

**Allowed From**

Threads

**Example**

*/\* Defragment 1 block of NAND flash instance*

*“my\_nand\_flash”. \*/*  
status **=** **lx\_nand\_flash\_partial\_defragment**(&my\_nand\_flash, 1);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_sector\_read

Read NAND flash sector

**Prototype**

UINT **lx\_nand\_flash\_sector\_read**(LX\_NAND\_FLASH \*nand\_flash,   
 ULONG logical\_sector, VOID \*buffer);

**Description**

This service reads the logical sector from the NAND flash instance and if successful returns the contents in the supplied buffer. Note that NAND sector size is always the page size of the underlying NAND hardware.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**logical\_sector** Logical sector to read.

**buffer** Pointer to destination for contents of the logical sector. Note that the buffer is assumed to be the size of the NAND flash page size and aligned for ULONG access.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error reading NAND flash sector.

**Allowed From**

Threads

**Example**

*/\* Read logical sector 20 of the NAND flash instance*

*“my\_nand\_flash” and place contents in “buffer”. \*/*  
status **=** **lx\_nand\_flash\_sector\_read**(&my\_nand\_flash,   
 20, buffer);  
  
 */\* If status is LX\_SUCCESS, “buffer” contains the contents*

*of logical sector 20. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_release, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_sector\_release

Release NAND flash sector

**Prototype**

UINT **lx\_nand\_flash\_sector\_release**(LX\_NAND\_FLASH \*nand\_flash,

ULONG logical\_sector);

**Description**

This service releases the logical sector mapping in the NAND flash instance. Releasing a logical sector when not used makes the LevelX wear leveling more efficient.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**logical\_sector** Logical sector to release.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error NAND flash sector write.

**Allowed From**

Threads

**Example**

*/\* Release logical sector 20 of the NAND flash instance*

*“my\_nand\_flash”. \*/*  
status **=** **lx\_nand\_flash\_sector\_release**(&my\_nand\_flash, 20);  
  
 */\* If status is LX\_SUCCESS, logical sector 20 has been*

*released. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_write

## lx\_nand\_flash\_sector\_write

Write NAND flash sector

**Prototype**

UINT **lx\_nand\_flash\_sector\_write**(LX\_NAND\_FLASH \*nand\_flash,

ULONG logical\_sector, VOID \*buffer);

**Description**

This service writes the specified logical sector in the NAND flash instance.

**Input Parameters**

**nand\_flash** NAND flash instance pointer.

**logical\_sector** Logical sector to write.

**buffer** Pointer to the contents of the logical sector. Note that the buffer is assumed to be the size of the NAND flash page size and aligned for ULONG access.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_NO\_SECTORS** (0x02) No more free sectors are available to perform the write.

**LX\_ERROR** (0x01) Error releasing NAND flash sector.

**Allowed From**

Threads

**Example**

*/\* Write logical sector 20 of the NAND flash instance*

*“my\_nand\_flash” with the contents pointed to by*

*“buffer”. \*/*  
status **=** **lx\_nand\_flash\_sector\_write**(&my\_nand\_flash,

20, buffer);  
  
 */\* If status is LX\_SUCCESS, logical sector 20 has been*

*written with the contents of “buffer”. \*/*

**See Also**

lx\_nand\_flash\_close, lx\_nand\_flash\_defragment, lx\_nand\_flash\_extended\_cache\_enable, lx\_nand\_flash\_initialize, lx\_nand\_flash\_open, lx\_nand\_flash\_page\_ecc\_check, lx\_nand\_flash\_page\_ecc\_compute, lx\_nand\_flash\_partial\_defragment, lx\_nand\_flash\_sector\_read, lx\_nand\_flash\_sector\_release

# Chapter 5 LevelX NOR Support

NOR flash memory is composed of ***blocks*** that are typically evenly divisible by 512 bytes. There are no concept of a flash ***page*** in NOR flash memory. Also, there are no ***spare*** bytes in NOR flash memory, hence LevelX must use the NOR flash memory itself for all management information. Direct read access is possible in NOR flash memory. Write access typically requires a special sequence of operations. NOR flash memory may be written to multiple times, providing that bits are being cleared. Bits in NOR flash memory can only be set once, via the erase block operation.

LevelX divides each NOR flash block into 512-byte logical ***sectors***. Furthermore, LevelX uses the first “n” sectors of each NOR flash block to store management information. The format of the LevelX NOR flash memory management information is:

**LevelX NOR Block Format**

|  |  |
| --- | --- |
| Byte Offset | Contents |
| 0 | [Block Erase Count] |
| 4 | [Minimum Mapped Sector] |
| 8 | [Maximum Mapped Sector] |
| 12 | [Free Sector Bit Map] |
| m | [Sector 0 Mapping Entry] |
|  | … |
| m+4\*(n-1) | [Sector “n” Mapping Entry] |
|  | … |
| s | [Sector 0 Contents] |
|  | … |
| s+512\*(n-1) | [Sector “n” Contents] |

The 32-bit ***Block Erase Count*** contains the number of times the block has been erased. The main goal of LevelX is to keep the erase count of all blocks relatively close to help prevent any one block from wearing out prematurely. The 32-bit ***Minimum Mapped Sector*** and ***Maximum Mapped Sector*** fields are written only when all the logical sectors in the block have been mapped and written to. These fields are useful for optimization of the sector read operation. The ***Free Sector Bit Map*** entry is a bit map where each set bit corresponds to an unmapped sector in the block. This field is used to make the free sector search more efficient. This is a variable length field that requires one word for every 32 sectors in the block. The ***Sector Mapping Entry*** array contains mapping information for each sector in the block. Each entry has the following format:

**Sector Mapping Entry**

|  |  |
| --- | --- |
| Bit(s) | Meaning |
| 31 | Valid flag. When set and logical sector not all ones indicates mapping is valid |
| 30 | Obsolete flag. When clear, this mapping is either obsolete or is in the process of becoming obsolete. |
| 29 | Mapping entry write is complete when this bit is 0 |
| 0-28 | Logical sector mapped to this physical sector—when not all ones. |

The upper bit of the 32-bit field (bit 31) is used to indicate the logical sector mapping is valid. If this bit is 0, the information in this entry (and corresponding sector contents) is no longer valid. The next bit - bit 30 - is used to indicate this sector is in the process of becoming obsolete and a new sector is being written. Bit 29 is used to indicate when the mapping entry write is complete. If bit 29 is 0, the mapping entry write is complete. If bit 29 is set, the mapping entry was in the process of being written. Bits 30 and 29 are used in recovering from a potential power loss while updating a new sector mapping. Finally, the lower 29-bits (28-0) contain the logical sector number for the sector. If a sector has not been mapped, all bits will be set, i.e., it will have a value of 0xFFFFFFFF.

**NOR Driver Requirements**

LevelX requires an underlying NOR flash driver that is specific to the underlying flash part and hardware implementation. The driver is specified to LevelX during initialization via the API ***lx\_nor\_flash\_open***. The prototype of the LevelX driver is:

INT ***nor\_driver\_initialize***(LX\_NOR\_FLASH \*instance);

The “***instance***” parameter specifies the LevelX NOR control block. The driver initialization function is responsible for setting up all the other driver-level services for the associated LevelX instance. The services required for each LevelX NOR instance are:

Read Sector

Write Sector

Block Erase

Block Erased Verify

System Error Handler

**Driver Initialization**

These services are setup via setting function pointers in the ***LX\_NOR\_FLASH*** instance within the driver’s initialization function. The driver initialization function also is responsible for:

1. Specifying the base address of the flash.
2. Specifying the total number of blocks and the number of words per block.
3. A RAM buffer for reading one sector of flash (512 bytes) and aligned for ULONG access.

The driver initialization function likely also performs additional device and/or implementation-specific initialization duties before returning ***LX\_SUCCESS***.

**Driver Read Sector**

The LevelX NOR driver “read sector” service is responsible for reading a specific sector in a specific block of the NOR flash. All error checking and correcting logic is the responsibility of the driver service. If successful, the LevelX NOR driver returns ***LX\_SUCCESS***. If not successful, the LevelX NOR driver returns ***LX\_ERROR***. The prototype of the LevelX NOR driver “read sector” service is:

INT ***nor\_driver\_read\_sector***(ULONG \*flash\_address,

ULONG \*destination, ULONG words);

Where “***flash\_address***” specifies the address of a logical sector within a NOR flash block of memory and “***destination***” and “***words***” specify where to place the sector contents and how many 32-bit words to read.

**Driver Write Sector**

The LevelX NOR driver “write sector” service is responsible for writing a specific sector into a block of the NOR flash. All error checking is the responsibility of the driver service. If successful, the LevelX NOR driver returns ***LX\_SUCCESS***. If not successful, the LevelX NOR driver returns ***LX\_ERROR***. The prototype of the LevelX NOR driver “write sector” service is:

INT ***nor\_driver\_write\_sector***(ULONG \*flash\_address,

ULONG \*source, ULONG words);

Where “***flash\_address***” specifies the address of a logical sector within a NOR flash block of memory and “***source***” and “***words***” specify the source of the write and how many 32-bit words to write.

**Note**: LevelX relies on the driver to verify that the write sector was successful. This is typically done by reading back the programmed value to ensure it matches the requested value to be written.

**Driver Block Erase**

The LevelX NOR driver “block erase” service is responsible for erasing the specified block of the NOR flash. If successful, the LevelX NOR driver returns ***LX\_SUCCESS***. If not successful, the LevelX NOR driver returns ***LX\_ERROR***. The prototype of the LevelX NOR driver “block erase” service is:

INT ***nor\_driver\_block\_erase***(ULONG block,  
 ULONG erase\_count);

Where “***block***” identifies which NOR block to erase. The parameter “***erase\_count***” is provided for diagnostic purposes. For example, the driver may want to alert another portion of the application software when the erase count exceeds a specific threshold.

**Note**: LevelX relies on the driver to examine all bytes of the block to ensure they are erased (contain all ones).

**Driver Block Erased Verify**

The LevelX NOR driver “block erased verify” service is responsible for verifying that the specified block of the NOR flash is erased. If it is erased, the LevelX NOR driver returns ***LX\_SUCCESS***. If the block is not erased, the LevelX NOR driver returns ***LX\_ERROR***. The prototype of the LevelX NOR driver “block erased verify” service is:

INT ***nor\_driver\_block\_erased\_verify***(ULONG block);

Where “***block***” specifies which block to verify that it is erased.

**Note**: LevelX relies on the driver to examine all bytes of the specified to ensure they are erased (contain all ones).

**Driver System Error**

The LevelX NOR driver “system error handler” service is responsible for setting handling system errors detected by LevelX. The processing in this routine is application dependent. If it is successful, the LevelX NOR driver returns ***LX\_SUCCESS***. If it is not successful, the LevelX NOR driver returns ***LX\_ERROR***. The prototype of the LevelX NOR driver “system error” service is:

INT ***nor\_driver\_system\_error***(UINT error\_code);

Where “***error\_code***” represents the error that occurred.

**NOR Simulated Driver**

LevelX provides a simulated NOR flash driver that simply uses RAM to simulate the operation of a NOR flash part. By default, the NOR simulated driver provides 8 NOR flash blocks with 16 512-byte sectors per block.

The simulated NOR flash driver initialization function is ***lx\_nor\_flash\_simulator\_initialize*** and is defined in ***lx\_nor\_flash\_simulator.c***. This driver also provides a good template for writing specific NOR flash drivers.

**NOR FileX Integration**

As mentioned earlier, LevelX does not rely on FileX for operation. All the LevelX APIs may be called directly by the application software to store/retrieve raw data to the logical sectors provided by LevelX. However, LevelX also supports FileX.

The file ***fx\_nor\_flash\_simulated\_driver.c*** contains an example FileX driver for use with the NOR flash simulation. The NOR flash FileX driver for LevelX provides a good starting point for writing custom FileX drivers.

**Note**: The FileX NOR flash format should be one full block size of sectors less than the NOR flash provides. This will help ensure best performance during the wear level processing. Additional techniques to improve write performance in the LevelX wear leveling algorithm include:

1. Ensure that all writes are exactly one or more clusters in size and start on exact cluster boundaries.
2. Pre-allocate clusters before performing large file write operations via the FileX ***fx\_file\_allocate*** class of APIs.
3. Periodic use of ***lx\_nor\_flash\_defragment*** to free up as many NOR blocks as possible and thus improve write performance.
4. Ensure the FileX driver is enabled to receive release sector information and requests made to the driver to release sectors are handled in the driver by calling ***lx\_nor\_flash\_sector\_release***.

# Chapter 6 LevelX NOR APIs

The LevelX NOR APIs available to the application are:

***lx\_nor\_flash\_close***

*Close NOR flash instance*

***lx\_nor\_flash\_defragment***

*Defragment NOR flash instance*

***lx\_nor\_flash\_extended\_cache\_enable***

*Enable/disable extended NOR cache*

***lx\_nor\_flash\_initialize***

*Initialize NOR flash support*

***lx\_nor\_flash\_open***

*Open NOR flash instance*

***lx\_nor\_flash\_partial\_defragment***

*Partial defragment of NOR flash instance*

***lx\_nor\_flash\_sector\_read***

*Read NOR flash sector*

***lx\_nor\_flash\_sector\_release***

*Release NOR flash sector*

***lx\_nor\_flash\_sector\_write***

*Write NOR flash sector*

## lx\_nor\_flash\_close

Close NOR flash instance

**Prototype**

UINT **lx\_nor\_flash\_close**(LX\_NOR\_FLASH \*nor\_flash);

**Description**

This service closes the previously opened NOR flash instance.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error closing flash instance.

**Allowed From**

Threads

**Example**

*/\* Close NOR flash instance “my\_nor\_flash”. \*/*  
status **=** **lx\_nor\_flash\_close**(&my\_nor\_flash);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nor\_flash\_defragment, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_initialize, lx\_nor\_flash\_open, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_release, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_defragment

Defragment NOR flash instance

**Prototype**

UINT **lx\_nor\_flash\_defragment**(LX\_NOR\_FLASH \*nor\_flash);

**Description**

This service defragments the previously opened NOR flash instance. The defragment process maximizes the number of free sectors and blocks.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error defragmenting flash instance.

**Allowed From**

Threads

**Example**

*/\* Defragment NOR flash instance “my\_nor\_flash”. \*/*  
status **=** **lx\_nor\_flash\_defragment**(&my\_nor\_flash);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_initialize, lx\_nor\_flash\_open, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_release, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_extended\_cache\_enable

*Enable/disable extended NOR cache*

**Prototype**

UINT **lx\_nor\_flash\_extended\_cache\_enable**(LX\_NOR\_FLASH \*nor\_flash,   
 VOID \*memory, ULONG size);

**Description**

This service implements a NOR sector cache layer in RAM using the memory supplied by the application. Each 512 bytes of memory supplied translates to one NOR sector that can be cached. The sectors cached are those that contain the block control information, e.g., erase count, free sector map, and sector mapping information. Data sectors are not stored in this cache.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.  
**memory** Starting address for cache memory, aligned for ULONG access.   
 A value of LX\_NULL disables the cache.  
**size** The size in bytes of the memory   
 supplied (should be multiple of 512 bytes).

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Not enough memory for one NOR sector.

**LX\_DISABLED** (0x09) NOR extended cache disabled by configuration option.

**Allowed From**

Threads

**Example**

*/\* Enable the NOR flash cache for the instance “my\_nor\_flash”. \*/*  
status **=** **lx\_nor\_flash\_extended\_cache\_enable**(&my\_nor\_flash,  
 &my\_memory, sizeof(my\_memory));  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_defragment, lx\_nor\_flash\_initialize, lx\_nor\_flash\_open, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_release, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_initialize

Initialize NOR flash support

**Prototype**

UINT **lx\_nor\_flash\_initialize**(void);

**Description**

This service initializes LevelX NOR flash support. It must be called before any other LevelX NOR APIs.

**Input Parameters**

**None**

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error initializing NOR flash support.

**Allowed From**

Initialization, Threads

**Example**

*/\* Initialize NOR flash support. \*/*  
status **=** **lx\_nor\_flash\_initialize**();  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_defragment, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_open, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_release, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_open

Open NOR flash instance

**Prototype**

UINT **lx\_nor\_flash\_open**(LX\_NOR\_FLASH \*nor\_flash, CHAR \*name,   
 UINT (\*nor\_driver\_initialize) (LX\_NOR\_FLASH \*));

**Description**

This service opens a NOR flash instance with the specified NOR flash control block and driver initialization function. Note that the driver initialization function is responsible for installing various function pointers for reading, writing, and erasing blocks of the NOR hardware associated with this NOR flash instance.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.

**name** Name of NOR flash instance.

**nor\_driver\_initialize** Function pointer to NOR flash driver Initialization function. Please refer to Chapter 5 of this guide for more details on NOR flash driver responsibilities.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error opening NOR flash instance.

**LX\_NO\_MEMORY** (0x08) Driver did not provide buffer for reading one sector into RAM.

**Allowed From**

Threads

**Example**

*/\* Open NOR flash instance “my\_nor\_flash” with   
 the driver “my\_nor\_driver\_initialize”. \*/*  
status **=** **lx\_nor\_flash\_open**(&my\_nor\_flash,”my NOR flash”,   
 my\_nor\_driver\_initialize);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_defragment, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_initialize, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_release, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_partial\_defragment

Partial defragment of NOR flash instance

**Prototype**

UINT **lx\_nor\_flash\_partial\_defragment**(LX\_NOR\_FLASH \*nor\_flash, UINT max\_blocks);

**Description**

This service defragments the previously opened NOR flash instance up to the maximum number of blocks specified. The defragment process maximizes the number of free sectors and blocks.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.

**max\_blocks** Maximum number of blocks.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error defragmenting flash instance.

**Allowed From**

Threads

**Example**

*/\* Defragment of one block in NOR flash instance*  *“my\_nor\_flash”. \*/*  
status **=** **lx\_nor\_flash\_partial\_defragment**(&my\_nor\_flash, 1);  
  
 */\* If status is LX\_SUCCESS the request was successful. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_defragment, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_initialize, lx\_nor\_flash\_open, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_release, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_sector\_read

Read NOR flash sector

**Prototype**

UINT **lx\_nor\_flash\_sector\_read**(LX\_NOR\_FLASH \*nor\_flash,   
 ULONG logical\_sector, VOID \*buffer);

**Description**

This service reads the logical sector from the NOR flash instance and if successful returns the contents in the supplied buffer. Note that NOR sector size is always 512 bytes.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.

**logical\_sector** Logical sector to read.

**buffer** Pointer to destination for contents of the logical sector. Note that the buffer is assumed to be 512 bytes and aligned for ULONG access.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error reading NOR flash sector.

**Allowed From**

Threads

**Example**

*/\* Read logical sector 20 of the NOR flash instance*

*“my\_nor\_flash” and place contents in “buffer”. \*/*  
status **=** **lx\_nor\_flash\_sector\_read**(&my\_nor\_flash,   
 20, buffer);  
  
 */\* If status is LX\_SUCCESS, “buffer” contains the contents*

*of logical sector 20. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_defragment, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_initialize, lx\_nor\_flash\_open, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_sector\_release, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_sector\_release

Release NOR flash sector

**Prototype**

UINT **lx\_nor\_flash\_sector\_release**(LX\_NOR\_FLASH \*nor\_flash,

ULONG logical\_sector);

**Description**

This service releases the logical sector mapping in the NOR flash instance. Releasing a logical sector when not used makes the LevelX wear leveling more efficient.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.

**logical\_sector** Logical sector to release.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_ERROR** (0x01) Error NOR flash sector write.

**Allowed From**

Threads

**Example**

*/\* Release logical sector 20 of the NOR flash instance*

*“my\_nor\_flash”. \*/*  
status **=** **lx\_nor\_flash\_sector\_release**(&my\_nor\_flash, 20);  
  
 */\* If status is LX\_SUCCESS, logical sector 20 has been*

*released. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_defragment, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_initialize, lx\_nor\_flash\_open, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_write

## lx\_nor\_flash\_sector\_write

Write NOR flash sector

**Prototype**

UINT **lx\_nor\_flash\_sector\_write**(LX\_nor\_FLASH \*NOR\_flash,

ULONG logical\_sector, VOID \*buffer);

**Description**

This service writes the specified logical sector in the NOR flash instance.

**Input Parameters**

**nor\_flash** NOR flash instance pointer.

**logical\_sector** Logical sector to write.

**buffer** Pointer to the contents of the logical sector. Note that the buffer is assumed to be 512 bytes aligned for ULONG access.

**Return Values**

**LX\_SUCCESS** (0x00) Successful request.

**LX\_NO\_SECTORS** (0x02) No more free sectors are available to perform the write.

**LX\_ERROR** (0x01) Error releasing NOR flash sector.

**Allowed From**

Threads

**Example**

*/\* Write logical sector 20 of the NOR flash instance*

*“my\_nor\_flash” with the contents pointed to by*

*“buffer”. \*/*  
status **=** **lx\_nor\_flash\_sector\_write**(&my\_nor\_flash,

20, buffer);  
  
 */\* If status is LX\_SUCCESS, logical sector 20 has been*

*written with the contents of “buffer”. \*/*

**See Also**

lx\_nor\_flash\_close, lx\_nor\_flash\_defragment, lx\_nor\_flash\_extended\_cache\_enable, lx\_nor\_flash\_initialize, lx\_nor\_flash\_open, lx\_nor\_flash\_partial\_defragment, lx\_nor\_flash\_sector\_read, lx\_nor\_flash\_sector\_release

# Index

ANSI 6

API 8, 11, 41

bad block 9, 11, 14

block erase 10, 11, 12, 13, 40, 42, 43

block management 11

block status 11, 14

Block Status 11, 14

buffer 28, 30, 34, 35, 38, 39, 59, 60, 63, 64

cache 5, 6, 7, 8

control block 5, 11, 26, 41, 55

defragment 6, 17, 19, 20, 21, 22, 23, 25, 27, 29, 31, 32, 33, 35, 37, 39, 46, 48, 49, 50, 51, 52, 54, 56, 57, 58, 60, 62, 64

ECC bytes 9, 28

erase block 40

erase count 5, 13, 40, 43

error detection 9

fault tolerance 5

FileX 5, 6, 8, 16, 45

flash block 5, 40

flash driver 5, 7, 11, 16, 26, 41, 45, 55

flash instance 17, 18, 19, 20, 21, 22, 23, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 46, 47, 48, 49, 50, 51, 52, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64

flash instance pointer 18, 20, 22, 26, 28, 30, 32, 34, 36, 38, 47, 49, 51, 55, 57, 59, 61, 63

free page 10, 20, 22, 32, 51

free sector 41, 49, 57

Hamming Error Correction Codes 11

initialization function 11, 16, 26, 41, 42, 45, 55

LevelX NAND driver 12, 13, 14, 15

LevelX NOR driver 42, 43, 44

LevelX simulator 16

logical sector 5, 7, 8, 10, 16, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 45, 59, 60, 61, 62, 63, 64

NAND flash block 15

NAND instance 11

NOR flash block 40, 42, 43, 45

NOR instance 6, 7, 41

page erase 13

page size 9, 34, 38

read sector 42

sector mapping 5, 9, 41

sector read 16, 40

sector size 34, 59

sector write 36, 61

simulated NAND flash driver 15, 16

spare bytes 9, 10, 40

ThreadX 2, 5, 8

wear leveling 5, 36, 61

write sector 42