## Digital logic circuits

togic circuit of Digital System are mainly categorised ento two broad categories

> combinational logic circuits
eq: Adder, subtractor Multiplier, magnifiede
companier, code conventer, encoder, decoder etc.


> sequential logic circuits:

g: Flip-Flops (Ffr), Later, Registers, counter etc.

## combinational logic circuits :-


Lo it controls of logic gates whose output (O[P) at any time eve determined from only too fregent combinationed Impuls (I[Ps)

Lis the combinational circuits performs en operation teat
can be specified logically by sit of Boolean femotions



Fig! Block Diagram of combinational logic

Ly the of 13 of combinational circuit is a function of Bregent Ips only in 9p= f(1/Ps).



this is an example of combinational croasist whox I/Ps are A.B.C. and of of ps are xand y and the value of of px, y are determined from Input A, B, c only.

p.no.


the ofpo x and y are a combination of Propert I porly.

$$X \in A, B, C) = (A \oplus B) \cdot C = \overline{S}(3,5) = \overline{\Lambda}(0,1,2,4,6,7)$$
  
 $Y(A,B,C) = A \cdot C + B = \overline{S}(2,3,5,6,7) = \overline{\Lambda}(91,4)$ 

Touter tables	2	Tps	713 - Y	and tailing	107.2 1		
The state of the s	A	B	10	ABB	A·c	(A DB) C	Y= AC+B
	0	0	0	Olling	D	0	0
	0	0	1	0	0	0	0
	0	1	0	1	0	1000 mpd	(Lessland forms)
		1	podos	1	0	1/2 1/2	1
	11	0	0	11	0	0	0
	1	0	1	1 1	1	11 Lin pet	1
had madeenly	1	1	0	0	0	0	1
and well a constitution of	1 1 1	, 1	1	0	1 1	0	(1
	1	1 1 "	1		to the state of the	10 10 105	

the monimized form of above outfout are.

$$X \oplus B, C) = (A \oplus B) \cdot C = (A'B + AB') \cdot C = A'BC + AB'C$$
  
=  $3(3,5)$ 



K-map fo 1 x 00 01,11

ad A war of I work town . 12

Since the Square whose menteri Value are I are not affacent to each other. Henco we meet make a group of more them one squence.

) to above output Remoticis X is already in semplified. from. emplofied from of y

Y(A13,4) = B+ AC

Con Sequential circuit:


1> the output of a sequential circuit deformed not only on Priesent value of Ifps, but also on part Impats.

L> the Ofes of Sequential circuit are a Reunction of If P, and the Otate of storage Element.

0 = f (1/Ps, Storey Elements)

Sequentral circuits Memory

Fig: Block Diegram of Sequential circuits Ly In Segential circuit Memory Etement are connected in the fam of feedback.




In this Crescuit outputs & and & are not determened only from Brazent value of Ifps A & B but it also Defrends on the value of Post IPs Fored value of Q and Q!. Hence it 11 an Example of segurha Circuit

P.no. (3)

> battler,

Analysis of combinational circuitis-

of Boolean Remotion that the circuit implements




determine the output fift in term of Biesent Ifs A.B.C and also lend simplified circuit of above circuit (if possible)

-> Implement simplified after by way only HAND gett.

-> Implement simplified arreaint by eyen only NOR getter

fixt determent the stress Boslean Renoteon of of po fi & fizer of por fixt determent the stress Boslean Renoteon of of por fix & fix of gate 12 4 11. In this logic O regions total 12 logic guter are labled from 1 to 12.

Here ten Isps of circuits are A.B.C henco are determine the of ps of all labled logic gutter terms of A.B.C.



$$= A\overline{5} + \overline{8}C + C$$

$$= A\overline{5} + C(1+\overline{5})$$

$$= A\overline{5} + C$$

ten of p of logic gente labelled as (12) = ten of p of logic gente labelled as ten of p of logic gente labelled as

= A.AC + BAC + C.AC + ABC+BBC+CAC

P-no (6)

Sone in the given combinational circuit there are three Ifps named at A,B, c and tood ps mamad at FI & F2 and


ten of present Ifp. 4,8,0


$$G_{1}(A,B,C) = AC = Z(4,6)$$


$$G_{2}(A,B,C) = AB+C=Z(1,3,4,5,7)$$

the Toute table of FI & Fz are a follows.

A B C	312	FAB	FI = AC	125 AB +C
000	1 1	0	0	0
001	0 1	0	0	0
010	0 0	0	1	1
100	10	1	0	1
110	0 0	10	0	1







## Delign proceeding of combinational logic circuity;

specification of Duppen objection and culmerates inalogic Circuit Diagrams of Sut of Boolean Reneticin From which tere logic Diagrams can be obtained.

-> the procedure envolves the followery 3tept

Ly from the given specification of circuit, Rend.

required number of yp, and ofps and Assign Symbol to each.

If ps and 0/ps.

Les objain Boolean Renchon freach of ps in terms of Ips

La prouv too logic Diepoeum and verify if correct new (namedy)

Eq! Derem a logic circuit which converted Bonary Humber ento

Syl! Here I/p, cure 4 bit benavy code en the from B3 B2 B1 B0 > total possible I/p combinations = 24 = 16


of procure 4 bit benow gray code en les fem C13C2G1G0
then we determine the Bookean function for each of programme G3, G2, G14G0
in term of Ifp B3, B2, B1, B0 from the Toute table.


the opposition are derived from trulk table are as follows?

(13(B3, B2, B1, B6) =  $\frac{1}{3}$ (8,9,10,11,12,13,14,15,14) = B3

(12(B3, B2, B1, B0) =  $\frac{1}{3}$ (8,9,10,11,4,5,6,7) =  $\frac{1}{3}$ (4,5,6,7,8,9,10,11) = B3  $\oplus$  B2

 $C_{11}(B_{3}, B_{2}, B_{1}, B_{0}) = \frac{3}{2}(2,3,4,5,10,11,12,13) = B_{2} \oplus B_{1}$   $C_{10}(B_{3}, B_{2}, B_{1}, B_{0}) = \frac{3}{2}(4,2,5,6,9,10,3,14) = B_{1} \oplus B_{0}$ 





During of 4 boils Benery to Gray colo Converter by aging NOR gedle only. > Fixt cue worth teo ofp function in sop from the basy Dellen of circuit terrough MOR gede. (12 = (B3B2) + (B3 B2) = (B3B2 + B3). (B3B2 + B2) = (B3+B3).(B2+B3).(B3+B2)(B2+B2)  $= \left(\overline{B}_2 + \overline{B}_2\right) \left(B_3 + B_2\right)$  $C_{11} = (\overline{B_2} + \overline{B_1}) (B_2 + B_1)$ (10 = (B, +Bo) (B1 + Bo) Q. Derim of 4 int Burary to gray colo converted by way NAND yaterand, R. pulm a circuit of BCD ecle to an Borcess-3 ecoas conventor ( Exercix) Block Depressed 11/A

Bunary Adder: Ly util a combinational circuits that Perform the arikmetic operation Addition with Denay Hembers. Half Adder (H/A) -> full Adder (F/A) eonnecting m-ful Adders en cascade Producer a binary Adder for toer - n-bit binary newberg.

Half Addus

Is it is a combinational circuit.

L) H/A needs too Benowy enjout and two Benowy of Ps.

1) teo Inforts are known of Augend and Addend bit;

L) tere of Ps Vonesse produce tenir Sem yearry.

In put are x & y output are S (sum) & carry (c). Truck table of H/A

	x	4	5	<u> </u>
•	0	0	0	0
	0	1	1	0
	1	0	1	0
	1	1	0	1
			1	7


the expression for oper Casaro. directly derived from truth tables of WA


$$S = \overline{\chi} y + \chi \overline{y} = \chi \oplus y$$


Since Benony H/A Perform benoy. Addition in two bit I/10 value 0 = 0 + 0

1+1=10=2 (insecural)

Courry







and carry of p of second H/A and the ofp of their the carry of p of first H/A and the ofp of their OR guk Broduce too Formal causey of full Adder.

Executive: Implement two circuit of F/A 4 H/A by wup.

-> HOR gate only.

Denny Addr. Ly it is a combinational circuit which produce a.

Ly it ear be earl bricked by connecting no Pall Adder in encorded with two of pearing of each full Adder in Chain cannected to the If pearing of Hext Paul Adder in Chain Augend (nort) And C2 C4 C0=0 Ci Deo...n.1

Augend (nort) And Adderd ico...n.1

Addend (nort) Bn.s - B2 B1 B0 Bi ico...n.1

Sum Sx-i ... S2 S1 S0 Si ico...n.1

Caray ... C3 C9 C1 Circl ico...n.1

Addition of tooo nobit benary Nember negative chain of n PAGT.


a chain of one H/A and n-1 F/As (Beaaux when two n bit benary

rember one adder, there is no need of carry for LSB, Cleart Spronthant

bit) Addition of both number but for other hats Addition carry negated

1001 Co=0 (Initial carry)

 $+ B = \frac{1110}{1000} \text{ carry}$   $\frac{1110}{1000} \text{ carry}$ Formal carry



8 = xy

O Phase

0

