

## Digital logic circuits

Logic circuit of digital system are mainly categorized into two broad categories

- combinational logic circuit  
eg: Adder, Subtractor, Multiplier, magnitude comparator, code converter, Encoder, decoder etc.
- Sequential logic circuit  
eg: Flip-flops (FFs), Latch, Registers, Counter etc.

### Combinational logic circuits :-

- ↳ it consists of logic gates whose output (O/P) at any time are determined from only the present combination of Inputs (I/Ps)
- ↳ the combinational circuit performs an operation that can be specified logically by set of Boolean functions





Fig: Block Diagram of combinational logic circuit.

- ↳ The O/Ps of combinational circuit is a function of Present I/Ps only i.e.  $O/P_s = f(I/P_s)$ .



this is an example of combinational circuit whose I/Ps are A, B, C and O/Ps are X and Y and the value of O/Ps X, Y are determined from inputs A, B, C only.



the o/p,  $X$  and  $Y$  are a combination of present I/p only.

$$X(A, B, C) = (A \oplus B) \cdot C = \sum(3, 5) = \prod(0, 1, 2, 4, 6, 7)$$

$$Y(A, B, C) = A \cdot C + B = \sum(2, 3, 5, 6, 7) = \prod(0, 1, 4)$$

O/p's

Truth tables

I/p's						
A	B	C	$A \oplus B$	$A \cdot C$	$X = (A \oplus B) \cdot C$	$Y = AC + B$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	1	0	0	1
0	1	1	1	0	1	1
1	0	0	1	0	0	0
1	0	1	1	1	1	1
1	1	0	0	0	0	1
1	1	1	0	1	0	1

the minimized form of above outputs are.

$$X(A, B, C) = (A \oplus B) \cdot C = (A'B + AB') \cdot C = A'B'C + AB'C$$

$$= \sum(3, 5)$$

k-map for  $X$

A \ BC	00	01	11	10
0	0	0	1	0
1	0	1	0	0

Since the squares whose minterm values are 1 are not adjacent to each other. Hence we can't make a group of more than one square.

⇒ the above output remains  $X$  is already in simplified form.

k-map for  $Y$

A \ BC	00	01	11	10
0			1	1
1		1	1	1

Simplified form of  $Y$

$$Y(A, B, C) = B + AC$$



Ex Sequential circuit:-

↳ the output of a sequential circuit depend not only on Present value of I/Ps, but also on past inputs.

↳ the O/Ps of Sequential circuit are a function of I/Ps and the state of storage element.

$$O = f(I/Ps, \text{Storage Elements})$$





Fig: Block Diagram of Sequential circuit

↳ In Sequential circuit Memory Element are connected in the form of feedback.




In this circuit outputs  $Q$  and  $\bar{Q}$  are not determined only from Present value of I/Ps  $A$  &  $B$  but it also depends on the value of past I/Ps (Stored value of  $Q$  and  $Q'$ ). Hence it is an Example of Sequential circuit.



## Analysis of combinational circuits-

→ we determine the o/p's of circuit in terms of Boolean function that the circuit implements



determine the output  $F_1$  &  $F_2$  in terms of Present I/p's A, B, C and also find simplified circuit of above circuit (if possible)

- Implement simplified ~~circuit~~ <sup>circuit</sup> by way only NAND gates.
- Implement simplified circuit by way only NOR gates.
- Implement simplified circuit by way Basic logic gates.

First determine the ~~value~~ Boolean function of o/p's  $F_1$  &  $F_2$  i.e. o/p's of gate 12 & 11. In this logic diagram total 12 logic gates are used and that are labeled from 1 to 12.

Here the I/p's of circuit are A, B, C hence we determine the o/p's of all labeled logic gates in terms of A, B, C.



the o/p of logic gate labelled as ① is  $\bar{A}$   
 the o/p \_\_\_\_\_ ② is  $\bar{B}$   
 the o/p \_\_\_\_\_ ③ is  $\bar{C}$

the o/p of logic gate labelled as ④ is  $A+B+C$

the o/p \_\_\_\_\_ ⑤ is  $A B \bar{C}$

the o/p \_\_\_\_\_ ⑥ is  $\bar{B} \bar{C}$

the o/p \_\_\_\_\_ ⑦ is  $A B \bar{C}$

the o/p \_\_\_\_\_ ⑧ is  $A+C$

the o/p \_\_\_\_\_ ⑨ is the o/p of logic gate labelled as ④  
 + the o/p of logic gate labelled as ⑦

$$= (A+B+C) + A B \bar{C}$$

$$= A(1+B\bar{C}) + \bar{B} + \bar{C} = A + \bar{B} + \bar{C}$$

the o/p \_\_\_\_\_ ⑩ = the o/p of logic gate labelled as ⑤  
 + the o/p of logic gate labelled as ⑥  
 + the o/p of logic gate labelled as ⑦

$$= A B \bar{C} + \bar{B} \bar{C} + A B \bar{C}$$

$$= A B \bar{C} + \bar{B} \bar{C} = \bar{C} (A B + \bar{B})$$

$$= \bar{C} [(A + \bar{B}) (\bar{B} + \bar{B})] = A \bar{C} + \bar{B} \bar{C}$$

the o/p of logic gate labelled as ⑪ = the o/p of logic gate labelled as ⑩  
 ⊕ the o/p of logic gate labelled as ⑧

$$= A B \bar{C} \oplus (A+C)$$

$$= (A B \bar{C}) \cdot (\overline{A+C}) + (\overline{A B \bar{C}}) \cdot (A+C)$$

$$= A B \bar{C} \cdot \bar{A} \cdot \bar{C} + (\bar{A} + \bar{B} + C) \cdot (A+C)$$

$$= \cancel{A \bar{A}} + A \bar{B} + A C + \bar{A} C + \bar{B} C + C \cdot C$$

$$= A \bar{B} + C (A + \bar{A}) + \bar{B} C + C$$

$$= A \bar{B} + C + \bar{B} C + C$$



$$\begin{aligned}
 &= A\bar{B} + \bar{B}C + C \\
 &= A\bar{B} + C(1 + \bar{B}) \\
 &= A\bar{B} + C
 \end{aligned}$$

two o/p of logic gate labelled as (12) = two o/p of logic gate labelled (9)  
 • two o/p of logic gate labelled as (10)

$$= (A + \bar{B} + C) \cdot (A\bar{C} + B\bar{C})$$

$$= A \cdot A\bar{C} + \bar{B} A\bar{C} + C \cdot A\bar{C} + AB\bar{C} + \bar{B} B\bar{C} + C\bar{C}$$

$$= A\bar{C} + \bar{B} A\bar{C} + A\bar{C} + AB\bar{C} + 0 + 0$$

$$= A\bar{C} + \bar{B} A\bar{C} + A\bar{C}$$

$$= A\bar{C} (1 + \bar{B}) + A\bar{C}$$

$$= A\bar{C} + A\bar{B}\bar{C}$$

$$= A\bar{C}$$

Since in the given combinational circuit there are three I/p's named as A, B, C and two o/p's named as F<sub>1</sub> & F<sub>2</sub> and two o/p's values are determined in terms of present I/p's A, B, C are

$$F_2(A, B, C) = A\bar{C} = \sum(4, 6)$$

$$F_1(A, B, C) = A\bar{B} + C = \sum(1, 3, 4, 5, 7)$$


the Truth table of F<sub>1</sub> & F<sub>2</sub> are as follows.

A	B	C	$\bar{B}$	$\bar{C}$	$A\bar{B}$	$F_1 = A\bar{B} + C$	$F_2 = A\bar{C}$
0	0	0	1	1	0	0	0
0	0	1	1	0	0	0	1
0	1	0	0	1	0	0	0
0	1	1	0	0	0	0	1
1	0	0	1	1	1	1	1
1	0	1	1	0	1	0	1
1	1	0	0	1	0	1	0
1	1	1	0	0	0	0	1



Implementation of  $F_1$  &  $F_2$  by using NAND gates only

P. no. 10



$$F_2 = \overline{A \cdot \bar{C}} = A \cdot C$$

$$F_1 = \overline{A \bar{B} \cdot \bar{C}} = \overline{A \bar{B}} + C = A + B + C$$



Implementation of circuits by using NOR gate only.

First form the o/p, function  $F_1$  &  $F_2$  in POS form and simplify it.

$$F_1 = A \bar{B} + C = \sum(1, 3, 4, 5, 7) = \prod(0, 2, 6) = (A+C)(\bar{B}+C)$$

$$F_2 = A \bar{C} = \sum(4, 6) = \prod(0, 1, 2, 3, 5, 7) = (A)(\bar{C})$$

simplify by using K-map in POS form [ i.e. use form the group of squares whose values are 0 ]



$$F_1 = (A+C)(\bar{B}+C) \text{ [in POS form]}$$

$$F_2 = (A)(\bar{C}) \text{ in POS form}$$




if the functions are written in POS form then we can use only NOR gates.

→ we implement each ~~pos~~ sum term by using NOR gates by connecting all the literals of term as an input of NOR gate, then

→ the o/p of all sum terms are connected at a i/p of single NOR gate. and the o/p of this NOR gate is the o/p of function.

Note! if there is any complemented variable in sum term, then it is represented separately by using NOR gate.






Implementation of simplified outputs by using Basic logic gates. P.no 9

$$F_1 = A\bar{B} + C$$

$$F_2 = A \cdot C$$



Q: Analyze the given combinational circuit and find the Boolean function for their outputs and also simplify it and implement it by using

- i) only NAND gates.
- ii) only NOR gates.
- iii) Basic logic gates.

and also find the O/p of circuit in the following input combinations and send the answer through WhatsApp (Link in form of O.V.S.)


(a) 0000

(b) 1010

(c) 1111

(d) 0111

(e) 1000





## Design procedure of combinational logic circuits:

The Design of combinational circuits starts from the Specification of Design objectives and culminated in logic Circuit Diagrams or set of Boolean function from which the logic Diagram can be obtained.

→ The procedure involves the following steps:

- ↳ From the given specification of circuit, find required number of I/p, and o/p's and Assign symbol to each.
- ↳ Derive the Truth table that shows the relationship between I/p's and o/p's.
- ↳ obtain Boolean function for each o/p's in terms of I/p's
- ↳ Draw the logic Diagram and verify its correctness (manually)

Ex: Design a logic circuit which converts <sup>4bit</sup> Binary Number into ~~4bit~~ 4 bit gray code.

Sol<sup>n</sup>: Here I/p's are 4 bit binary code in the form  $B_3 B_2 B_1 B_0$   
 $\Rightarrow$  total possible I/p combinations  $= 2^4 = 16$

o/p's are 4 bit ~~binary~~ gray code in the form  $G_3 G_2 G_1 G_0$   
 then we determine the Boolean function for each o/p  $G_3, G_2, G_1, G_0$  in terms of I/p  $B_3, B_2, B_1, B_0$  from the Truth table.

The o/p's which are derived from truth table are as follows:

$$G_3(B_3, B_2, B_1, B_0) = \sum (8, 9, 10, 11, 12, 13, 14, 15) = B_3$$

$$G_2(B_3, B_2, B_1, B_0) = \sum (8, 9, 10, 11, 4, 5, 6, 7) = \sum (4, 5, 6, 7, 8, 9, 10, 11) = B_3 \oplus B_2$$

$$G_1(B_3, B_2, B_1, B_0) = \sum (2, 3, 4, 5, 10, 11, 12, 13) = B_2 \oplus B_1$$

$$G_0(B_3, B_2, B_1, B_0) = \sum (1, 2, 5, 6, 9, 10, 13, 14) = B_1 \oplus B_0$$



Truth table for 4 bit binary to gray code.

i/p's				o/p's			
$B_3$	$B_2$	$B_1$	$B_0$	$G_3$	$G_2$	$G_1$	$G_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

then draw the K-map for each o/p  $G_3, G_2, G_1$  &  $G_0$  and find Boolean function corresponding to each o/p in terms of i/p  $B_3, B_2, B_1, B_0$

K-map for  $G_3$

$B_3 B_2$		$B_1 B_0$			
		00	01	11	10
00	00	0	0	0	0
01	01	0	0	0	0
11	11	1	1	1	1
10	10	1	1	1	1

$G_3 = B_3$


K-map for  $G_2$

$B_3 B_2$		$B_1 B_0$			
		00	01	11	10
00	00	0	0	0	0
01	01	1	1	1	1
11	11	0	0	0	0
10	10	1	1	1	1

$G_2 = \bar{B}_3 B_2 + B_3 \bar{B}_2$




K-map for  $C_1$



$$C_1 = B_2 \overline{B_1} + \overline{B_2} B_1$$

$$= B_2 \oplus B_1$$


K-map for  $C_0$




$$C_0 = \overline{B_1} B_0 + B_1 \overline{B_0}$$

$$= B_1 \oplus B_0$$

1) Design of 4 bit Binary to Gray code converter circuit by using logic gates.



ii) Design of 4 bit Binary to Gray code converter by using basic logic gates.






Design of 4 bit Binary to Gray code Converter by using NOR gates only.  
 → First we write the o/p function in SOP form for easy.  
 Design of circuit through NOR gate.

$$G_3 = B_3$$

$$\begin{aligned} G_2 &= (B_3 \bar{B}_2) + (\bar{B}_3 B_2) = (B_3 \bar{B}_2 + \bar{B}_3) \cdot (B_3 \bar{B}_2 + B_2) \\ &= (\bar{B}_3 + B_3) \cdot (\bar{B}_2 + B_3) \cdot (B_3 + B_2) \cdot (\bar{B}_2 + B_2) \\ &= (\bar{B}_2 + B_3) (B_3 + B_2) \end{aligned}$$

Similarly  $G_1 = (\bar{B}_2 + B_1) (B_2 + B_1)$

$$G_0 = (\bar{B}_1 + B_0) (B_1 + B_0)$$



Q. Design of 4 bit Binary to gray code converted by way NAND gates only (Exercise)

Q. Design a circuit of BCD code to Excess-3 code converter (Exercise)



## Binary Adder :-

- ↳ it is a combinational circuit that perform the arithmetic operation Addition with Binary Numbers.
- ↳ Half Adder (H/A)
- ↳ Full Adder (F/A)
- ↳ connecting n-bit Adder in cascade produce a binary Adder for two n-bit binary numbers.

## Half Adder:

- ↳ it is a combinational circuit.
- ↳ H/A needs two Binary inputs and two Binary outputs.
- ↳ two Inputs are known as Augend and Addend bits;
- ↳ the outputs Variable produce their Sum & carry.

Truth table of H/A      Inputs are  $x$  &  $y$ .  
Outputs are  $S$  (Sum) & carry ( $C$ ).

$x$	$y$	$S$	$C$
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Since ~~Binary~~ H/A Perform binary Addition in two bit I/p value

$$0 + 0 = 0$$

$$0 + 1 = 1$$

$$1 + 0 = 1$$


$$1 + 1 = 10 = 2 \text{ (decimal)}$$

Sum  
Carry

the expression for outputs  $C$  &  $S$  are.  
directly derived from truth table of H/A.

$$S = \bar{x}y + x\bar{y} = x \oplus y$$


$$C = xy$$



Block Diagram of H/A.



## Design of H/A by using logic gates:



## Full Adder (F/A)

- ↳ it is a combinational circuit
- ↳ it forms the arithmetic sum of three binary bits
- ↳ it consists of three I/p and two O/p's
- ↳ the two I/p variables denoted by x & y represent the two significant bits to be added and the third O/p, Z, represents the carry from the previous lower significant position. From three I/p's variable x, y, & z, there are 8 possible combinations.
- ↳ two O/p's are represented by sum and carry.

Truth table of F/A

I/p's			O/p's	
x	y	z	S	C
0	0	0	0	0
0	0	1	0	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

The expression from output S & C are directly derived from truth table.


$$S(x, y, z) = \sum (1, 2, 4, 7) \\ = \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}\bar{z} + xyz$$

$$C(x, y, z) = \sum (3, 5, 6, 7) \\ = \bar{x}yz + x\bar{y}z + xy\bar{z} + xyz$$



Simplify the o/p of F/A by using k-map


k-map for S (sum)



Since all the Diagonal elements are 1 and Diagonal Cent term R.H.S term of p function is written as

$$S = x \oplus y \oplus z$$

k-map for c (carry)




$$C(x,y,z) = xy + yz + xz$$

For minimizing the number of logic gates required to implement the F/A, the o/p are represented as follows:

$$S(x,y,z) = x \oplus y \oplus z$$


$$\begin{aligned} C(x,y,z) &= \bar{x}y\bar{z} + x\bar{y}\bar{z} + x\bar{y}z + x\bar{y}\bar{z} + x\bar{y}z \\ &= \bar{x}y\bar{z} + x\bar{y}\bar{z} + x\bar{y}(z + \bar{z}) \\ &= \bar{x}y\bar{z} + x\bar{y}\bar{z} + x\bar{y} \\ &= \bar{x}y\bar{z} + x\bar{y}\bar{z} + x\bar{y} \\ &= x\bar{y} + z(\bar{x}y + x\bar{y}) \\ &= x\bar{y} + z(x \oplus y) \end{aligned}$$

Design of Full Adder:






The above circuit is also represented as . p.no 14



Implementation of F/A by using H/A's

→ We know the Block Diagram of H/A .



→ In a H/A


$$S_H = x \oplus y$$

$$C_H = xy$$

Qn. a Full Adder

$$S_F = x \oplus y \oplus z$$

$$C_F = xy + z(x \oplus y)$$



Explanation for representing F/A, two H/A and single OR gates are required.

First H/A, there are two I/p's x, y and two O/p's

$$S_H = x \oplus y, C_H = xy$$

In second H/A, the first I/p is the Sum ( $S_H$ ) O/p of first H/A and second I/p is third I/p variable z and the Sum O/p produce Sum ( $S_F$ ) O/p of Full Adder



and carry o/p of second H/A ~~are~~ it OKed with  
 the carry o/p of first H/A and the o/p of this  
 OR gate produces the final carry of full adder.

Exercise: Implement the circuit of F/A & H/A by using

- NOR gate only
- NAND gate only.

Binary Adder:  $\rightarrow$  it is a combinational circuit which produces a  
 arithmetic sum of two  $n$ -bit binary numbers.

$\rightarrow$  it can be constructed by connecting  $n$ -Full Adders  
 in cascade with the o/p carry of each Full Adder  
 connected to the i/p carry of next Full Adder in chain.

Initial carry	$C_{n-1}$	$C_2$	$C_1$	$C_0 = 0$	$C_i$	$i = 0 \dots n-1$
Addend (n-bit)	$A_{n-1}$	$A_2$	$A_1$	$A_0$	$A_i$	$i = 0 \dots n-1$
Addend (n-bit)	$B_{n-1}$	$B_2$	$B_1$	$B_0$	$B_i$	$i = 0 \dots n-1$
Sum	$S_{n-1}$	$S_2$	$S_1$	$S_0$	$S_i$	$i = 0 \dots n-1$
Carry	$C_n$	$C_3$	$C_2$	$C_1$	$C_{i+1}$	$i = 0 \dots n-1$

$\Rightarrow$  Addition of two  $n$ -bit binary numbers requires chain of  $n$  F/A's.  
 a chain of one H/A and  $n-1$  F/A's (Because when two  $n$ -bit binary  
 numbers are added, there is no need of carry for LSB, (Least Significant  
 bit) Addition of both numbers but for other bits Addition carry required


eg:  $A = \begin{array}{r} 1000 \\ 1001 \end{array}$   $\checkmark C_0 = 0$  (Initial carry)

$+ B = \begin{array}{r} 1110 \\ 0111 \\ \hline 1000 \end{array}$  Sum  $\Rightarrow 10111$

Final carry




n-bit Binary Adder → it adds two n bits binary number and sends their sum & carry.



The automatic sum of two n bits binary number is written in the form

$$C_n S_{n-1} \dots S_1 S_0$$

4-bit Binary Adder → it adds two four bit binary number and produces their automatic sum & carry.



$$\begin{array}{r}
 111 \quad C_0=0 \\
 A = 1101 \\
 B = 1111 \\
 \hline
 11100 \quad \text{Sum} \\
 \swarrow \\
 \text{Final carry}
 \end{array}$$



## Binary Subtractor:

P. no. 20

→ Subtraction of Unsigned Binary Number can be done most conveniently by using complement.

eg.  $A - B = A + (2^n \text{ complement of } B)$   
first find the  $2^n$  complement of B and add it with A

$$\begin{array}{r} A = 111001 \\ - B = 011110 \\ \hline \end{array} \quad \begin{array}{r} 1000000 \\ 111001 \\ \hline + 100010 \text{ (2's comp of B)} \\ \hline 1011011 \end{array}$$

→ there is a carry bit  
⇒ result is positive  
⇒ ignore carry bit and remaining bits represent resultant.

## Half Subtractor:

→ it is a combinational circuit

→ it subtracts two binary bits and sends their arithmetic difference and borrow.

→ it has a two I/p bits and two o/p's named as Difference and Borrow.

Truth Table of H/S

x	y	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

two o/p's expression for Difference (D) and Borrow (B) are directly derived from truth table



$$D = x\bar{y} + \bar{x}y$$

$$B = \bar{x}y$$



p.no 21

Logic Diagram of H/S.



Block Diagram of H/S.