

PCIe Connector





Table of contents

- [1] 01-PCIe.SchDoc
- [2] 02-USER_IO.SchDoc
- [3] 03-USER_IO_STATUS.SchDoc
- [4] 04-Front Panel SFP+.SchDoc
- [5] 05-High Speed MUX.SchDoc
- [6] 06-1G Phy0.SchDoc
- [7] 07-1G Phy1.SchDoc
- [8] 08-1G Phy2.SchDoc
- [9] 09-General I2C Devices.SchDoc
- [10] 10-DPLL-1.SchDoc
- [11] 11-DPLL-2.SchDoc
- [12] 12-AM64x-01.SchDoc
- [13] 13-AM64x-02.SchDoc
- [14] 14-AM64x-03.SchDoc
- [15] 15-AM64x-04.SchDoc
- [16] 16-AM64x-05.SchDoc
- [17] 17-AM64x-06.SchDoc
- [18] 18-AM64x-07.SchDoc
- [19] 19-AM64x-08.SchDoc
- [20] 20-AM64x-BootSelect.SchDoc
- [21] 21-M2_GNSS.SchDoc
- [22] 22-TimingConnections.SchDoc
- [23] 23-POWER-P12V.SchDoc
- [24] 24-Power-P3V3_P1V8DPLL.SchDoc
- [25] 25-Power-CPU.SchDoc


INPUT/OUTPUT SMA

Using USB MUX To select Input vs Output, cheap, lots of options, low prop delay


BOM Option to connect I225 directly
Also BOM options for how DPLL connects to I225 SDP0 and SDP1




SYSTEM STATUS LEDS




Title		
Size B	Number	Revision
Date: 8/16/2023	Sheet of	
File: C:\Users\l...103-USER_IO_STATUS.Sch	Drawn By:	







Title		
Size	Number	Revision
B		
Date:	8/16/2023	Sheet of
File:	C:\Users\...05-High Speed MUX.SchDoc	Drawn By:





Title		
Size	Number	Revision
B		
Date:	8/16/2023	Sheet of
File:	C:\Users\...06-1G Phy0.SchDoc	Drawn By:





Title		
Size	Number	Revision
B		
Date:	8/16/2023	Sheet of
File:	C:\Users\...07-1G Phy1.SchDoc	Drawn By:

















Title		
Size	Number	Revision
B		
Date:	8/16/2023	Sheet of
File:	C:\Users\116-AM64x-05.SchDoe	Drawn By:

Figure 7-5 describes the device power-up sequencing














Figure 7-5. Power-Up Sequencing



Title			
Size B	Number		Revision
Date:	8/16/2023	Sheet of	
File:	C:\Users\119-AM64x-08\SchDoc	Drawn By:	

4.3 Boot Mode Pins

Boot Mode pins provide means to select the boot mode and options before the device is powered up. After every POR, they are the main source to populate the Boot Parameter Tables. See [Section 4.6, Boot Parameter Tables](#) for table list and description.

Boot mode pins can be divided into the following categories:

- BOOTMODE[02:00]** – Denote system clock frequency (MCU_OSC0_XI/XO) to ROM code for PLL configuration.
- BOOTMODE[06:03]** – Select the requested boot (primary) mode after POR, that is, the peripheral/memory to boot from.
- BOOTMODE[09:07]** – These pins provide optional configurations for primary boot and are used in conjunction with the boot mode selected.
- BOOTMODE[12:10]** – Select the backup boot mode, that is, the peripheral/memory to boot from, if primary boot device failed.
- BOOTMODE[13]** – This pin provides optional configurations for the backup boot devices.
- BOOTMODE[15:14]** – Reserved pins.

Table 4-3. PLL Reference Clock Selection

PLL Config Pins			Ref Clock (MHz)
B2	B1	B0	
0	1	1	25

Note

All BOOTMODE[15:00] signals must be pulled high through a resistor to VDDSHV3, or pulled low to ground, including Reserved signals. Reserved BOOTMODE signals must not be left floating.

Table 4-4. Primary Boot Mode Selection

Primary Boot Mode Config							Primary Boot Mode
B9	B8	B7	B6	B5	B4	B3	
Reserved	Reserved	Reserved	0	0	0	0	Reserved
Reserved	Iclk	Csel	0	0	0	1	QSPI
Reserved	Iclk	Csel	0	0	1	0	QSPI
Reserved	Mode	Csel	0	0	1	1	SPI
Clkout	0	Link Info	0	1	0	0	Ethernet RGMII
Clkout	Clk src	0	0	1	0	1	Ethernet RMII
Bus reset	Reserved	Addr	0	1	1	0	I2C
Reserved	Reserved	Reserved	0	1	1	1	UART
Port	Reserved	Fs/raw	1	0	0	0	MMCSD Boot (SD Card Boot or eMMC Boot using UDA)

Table 4-4. Primary Boot Mode Selection (continued)


Primary Boot Mode Config							Primary Boot Mode
B9	B8	B7	B6	B5	B4	B3	
Reserved	Reserved	Reserved	1	0	0	1	eMMC Boot
Core Volt	Mode	Lane Swap	1	0	1	0	USB
Reserved	Reserved	Reserved	1	0	1	1	GPMD NAND
Reserved	Reserved	Reserved	1	1	0	0	GPMD NOR
Reserved	Reserved	Clocking	1	1	0	1	PCIe
SFPD	Read Cmd	Mode	1	1	1	0	xSPI
Reserved	Reserved	No/Dev	1	1	1	1	No-boot/Dev boot

4.3.1.2 Backup Boot Mode Selection and Configuration

The backup boot mode is selected via pins within the main BOOTMODE map. [Table 4-5](#) lists all possible backup boot modes.


Table 4-5. Backup Mode Selection

Backup Boot Config	Backup Boot Mode Selection				Backup Boot Mode Selected
B13	B12	B11	B10		
Reserved	0	0	0		None
Mode	0	0	1		USB
Reserved	0	1	0		Reserved
Reserved	0	1	1		UART
IF	1	0	0		Ethernet
Port	1	0	1		MMCSD Boot (SD Card Boot or eMMC Boot)
Reserved	1	1	0		SPI
Reserved	1	1	1		I2C










Title		
Size	Number	Revision
A		
Date:	8/16/2023	Sheet of
File:	C:\Users\...\20-AM64x-BootSelect.SchDoc	Drawn By:

Socket 2 Key B PCIe-based WWAN Adapter Pinout , table 3-21 in M.2 spec





Title		
Size B	Number	Revision
Date:	8/16/2023	Sheet of
File:	C:\Users\121-M2_GNSS\SchDoe	Drawn By:

Local crystal options for debug or experiments





Drive all 25M from same clock, saves DPLL output pins

PHYs are 3.3V clock, but MCU is 1.8V



Title		
Size B	Number	Revision
Date:	8/16/2023	Sheet of
File:	C:\Users\j22\TiminoConnections SchDoc	
Drawn By:		





Title		
Size	Number	Revision
B		
Date:	8/16/2023	Sheet of
File:	C:\Users\124-Power-P3V3 P1V8DPLL	8

