





# PCIe Connector



# INPUT/OUTPUT SMA




### SYSTEM STATUS LEDS




### IO STATUS LEDS

LED DRIVER (0x6E)



Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\l...103-USER_IO_STATUS_Sch	Drawn By:







Published SFF-8419 Rev 1.3

TABLE 2 SFP+ MODULE AND HOST ELECTRICAL CONTACT DEFINITION					
Cont acts	Logic 1 #1	Symbol	Power Sequence Order	Name/Description	Note
case		case	*2	Module case	
1		VeeT	1st	Module Transmitter Ground	*3
2		Tx_Fault	3rd	Module Transmitter Fault	*4
3		LVTTTL-I	3rd	Transmitter Disable; Turns off transmitter laser output	*5
4		LVTTTL-I/O	3rd	2-wire Serial Interface Data Line (Same as MOD-DEF2 in INF-8074i)	*6
5		LVTTTL-I/O	3rd	2-wire Serial Interface Clock (Same as MOD-DEF1 in INF-8074i)	*6
6		Mod_ABS	3rd	Module Absent, connected to VeeT or VeeR in the module	*7
7		LVTTTL-I	3rd	Rate Select 0, optionally controls SFP+ module receiver.	*8
8		LVTTTL-O	3rd	Receiver Loss of Signal Indication (In FC designated as Rx_LOS and in Ethernet designated as Signal Detect)	*4
9		LVTTTL-I	3rd	Rate Select 1, optionally controls SFP+ module transmitter	*8
10		VeeR	1st	Module Receiver Ground	*3
11		VeeR	1st	Module Receiver Ground	*3
12		CML-O	3rd	Receiver Inverted Data Output	
13		CML-O	3rd	Receiver Non-Inverted Data Output	
14		VeeR	1st	Module Receiver Ground	*3
15		VccR	2nd	Module Receiver 3.3 V Supply	
16		VccT	2nd	Module Transmitter 3.3 V Supply	
17		VeeT	1st	Module Transmitter Ground	*3
18		CML-I	3rd	Transmitter Non-Inverted Data Input	
19		CML-I	3rd	Transmitter Inverted Data Input	
20		VeeT	1st	Module Transmitter Ground	*3

Cannot open file  
C:\Users\beta\Desktop\Ti  
meccard  
Logo\TIMECARD.jpg  
File does not exist.  
REV P3 DATE 09/14/21  
timingcard.com  
SHEET 5 OF 20












## AC Coupled LVDS Outputs




## FPGA routable Input




## Allow MIO and HDIO to control, MIO default




## PCIe 100MHz




## GTR Display port, 27MHz




## 125MHz LVDS



## Expose these




## External 10MHz input




Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\...09-DPLL-3.SchDoc	Drawn By:


# FTDI JTAG/UART




# JTAG



# USB-C Vertical Flag



Title		
Size	Number	Revision
Date:	8/27/2023	Sheet of
File:	C:\Users\...10-JTAG\SchDoc	Drawn By:



Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\111-DisplayPort\SchDoc	Drawn By:

A

B

C


D

A



B

C





D



MIO PINs, USB for ARM, 1.8V level




12-USB Phy and Hub[4B], 12-USB Phy and Hub[4D] EXT\_USB0\_D\_N <<  
12-USB Phy and Hub[4B], 12-USB Phy and Hub[4D] EXT\_USB0\_D\_P <<  
12-USB Phy and Hub[4C], 12-USB Phy and Hub[5C] EXT\_USB1\_D\_N <<  
12-USB Phy and Hub[4C], 12-USB Phy and Hub[5C] EXT\_USB1\_D\_P <<




Title		
Size	Number	Revision
C		
Date:	8/27/2023	Sheet of
File:	C:\Users\12-USB Phy and Hub\SchDoc	Drawn By:


### Experiment: 1G SFP driven from HPIO instead of GTH



### Experiment: Reserve UFL on board




Fan header



Case	Logic 1	Symbol	Power Sequence Order	Name/Description	Notes
1	VT	Vst	1st	Module Case	
2	VT	Vst	1st	Module Transmitter Ground	
3	LVTTL-0	TX_Fault	3rd	Module Transmitter Fault	
4	LVTTL-0	TX_Disable	3rd	Module Transmitter Disable; Turns off transmitter laser output	
5	LVTTL-2/0	SDA	3rd	2-wire Serial Interface Data Line (Same as MO-282 in INF-80742)	
6	LVTTL-2/0	SCL	3rd	2-wire Serial Interface Clock Line (Same as MO-282 in INF-80742)	
7	LVTTL-0	RxLOS	3rd	Receiver Loss of Signal (Indication of signal degradation as per SFP specification)	
8	LVTTL-0	RSSI	3rd	Receiver Signal Strength Indicator (Ethernet designated as Signal Detect)	
9	VT	Vst	1st	Module Select 1, optional for SFPs with Select 1 controls	
10	VT	Vst	1st	Module Select 2, optional for SFPs with Select 2 controls	
11	VT	Vst	1st	Module Receiver Ground	
12	CHL-0	Rd	3rd	Module Inverted Data Output	
13	CHL-0	Rd	3rd	Module Non-Inverted Data Output	
14	VT	Vst	1st	Module Receiver Ground	
15	VT	Vst	1st	Module Transmitter 3.3 V Supply	
16	VT	Vcc2	2nd	Module Transmitter 3.3 V Supply	
17	VT	Vst	1st	Module Transmitter Ground	
18	CHL-1	Td	3rd	Transmitter Non-Inverted Data Input	
19	CHL-1	Td	3rd	Transmitter Inverted Data Input	
20	VT	Vst	1st	Module Transmitter Ground	

Title		
Size B	Number	Revision
Date: 8/27/2023	Sheet of	
File: C:\Users\...\13-Experimental.SchDoc	Drawn By:	






SOM240\_2 CONNECTOR

612-ADM6-60-01.5-L-4-2-A-TR-ND


JA2A

ADM6-60-01.5-L-4-2-A-TR




JA2B

ADM6-60-01.5-L-4-2-A-TR




Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\116-FPGA-02a\SchDoe	Drawn By:





Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\117-FPGA-02b\SchDoe	Drawn By:



Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\118-Power-P3V3.SchDoc	Drawn By:



