



PCIe Connector




INPUT/OUTPUT SMA

Using USB MUX To select Input vs Output, cheap, lots of options, low prop delay


BOM Option to connect I225 directly
Also BOM options for how DPLL connects to I225 SDP0 and SDP1




Unused DPLL outputs to U.FL




SYSTEM STATUS LEDS





Title		
Size B	Number	Revision
Date: 8/27/2023	Sheet of	
File: C:\Users\l...103-USER_IO_STATUS.Sch	Drawn By:	







Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\...06-Front Panel SFP 2.SchDoc	Drawn By:











Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\110-DPLL-1\SchDoc	Drawn By:



Title		
Size	Number	Revision
B		
Date:	8/27/2023	Sheet of
File:	C:\Users\113-Power-P3V3.SchDoc	Drawn By:

Socket 2 Key B PCIe-based WWAN Adapter Pinout , table 3-21 in M.2 spec



Title		
Size B	Number	Revision
Date: 8/27/2023	Sheet of	
File: C:\Users\115-M2_GNSS.SchDoe	Drawn By:	