# GLADICOSIP

Name: Felipe Fernandes da Costa

Linkedin.com/pub/felipe-fernandes/35/a9b/87b

# SUMMARY

- TOP BLOCK DIAGRAM
- TOP BLOCK PIN DESCRIPTION
- ENVIRONMENT DIAGRAM
- SYSTEMC MODEL
- USEFUL LINKS


### TOP BLOCK DIAGRAM

CLK RESET STARI DATA\_TX UART8\_GLADICOS WORK\_ER\_ DATA\_RX PARITY\_RX READY\_TX READY

# TOP BLOCK PIN DESCRIPTION

PIN DESCRIPTION			
PIN NAME	DIRECTION	SIZE	DESCRIPTION
CLK	INPUT	1	Posedge Clock
RESET	INPUT	1	Reset HIGH
RX	INPUT		Data input
START	INPUT		Start TX state machine after you set DATA_TX
DATA_TX	INPUT	8	Insert byte to be send to another device
WORK_FR	INPUT	12	Value seted in UART like a baud rate
TX	OUTPUT		Used to Transmit data
DATA_RX	OUTPUT		Data received from RX
PARITY_RX	OUTPUT	8	Parity received from RX
READY_TX	OUTPUT		This notice TX module finished transmit
READY	OUTPUT	1	This notice RX received data

# ENVIRONMENT DIAGRAM



### SYSTEMC MODEL

Check Description					
TEST					
SEND DATA	Data start in 1 and be incremented each final byte send				
RECEIVE DATA	This receive data whit parity and check if data is correct with parity				
PARITY	Check parity with data stor <mark>ed in previo</mark> us with you get on RX				
DATA CHECK	Check data stored in a vector is equal data received from RX				

## USEFUL LINKS

- UART PC8250A
- UART TUTORIAL
- DIGILENT UART SPEC
- UART TUTORIAL 2