

# LPFFIR Easier UVM

Author: Vladimir Armstrong vladimirarmstrong@opencores.org

Rev. 1.0 April 27, 2019



LPFFIR UVM 4/27/2019

This page has been intentionally left blank.

#### **Revision History**

4/27/2019

Rev.	Date	Author	Description
1.0	04/27/2019	Vladimir Armstrong	First Draft



### **Contents**

INTRODUCTION	1
UVM ARCHITECTURE SPECIFICATIONS	2
TEMPLET FILES	3
COMMON.TPL	3
DATA_INPUT.TPL	
DATA_OUTPUT.TPL	
PINLIST	5
DATA_INPUT_COVER_INC.SV	5
DATA_INPUT_DO_MON.SV	5
DATA_INPUT_DRIVER_INC_AFTER_CLASS.SV	
DATA_INPUT_DRIVER_INC_INSIDE_CLASS.SV	
DATA_OUTPUT_DO_MON.SV	
REFERENCE_INC_AFTER_CLASS.SV	
REFERENCE_INC_INSIDE_CLASS.SV	
DATA_OUTPUT_DRIVER_INC_INSIDE_CLASS	
DATA_OUTPUT_DRIVER_INC_AFTER_CLASS	
DESIGN.SV	9
GENERATED UVM TESTBENCH	
TOP_TB	
<del>-</del>	
TOP_TB.SV	
TOP_TH.SV	18
TOP_TEST	
TOP TEST PKG.SV	19
TOP_TEST.SV	
TOP	21
PORT CONVERTER.SV	21
REFERENCE.SV	
TOP CONFIG.SV	
TOP_ENV.SV	
TOP_PKG.SV	
TOP_SEQ_LIB.SV	
DATA_INPUT	
DATA_INFUT	
DATA_INPUT_AGENT.SV	32
DATA_INPUT_CONFIG.SV	35
DATA_INPUT_COVERAGE.SV	36
DATA_INPUT_DRIVER.SV	
DATA_INPUT_IF.SV	
DATA_INPUT_INPUT_TX.SV	
DATA_INPUT_MONITOR.SV	
DATA_INPUT_PKG.SV	
DATA_INPUT_SEQ_LIB.SV	45



DATA_INPUT_SEQUENCER.SV	46
DATA_OUTPUT	47
DATA_OUTPUT_AGENT.SV	47
DATA_OUTPUT_CONFIG.SV	50
DATA_OUTPUT_COVERAGE.SV	51
DATA_OUTPUT_DRIVER.SV	53
DATA_OUTPUT_IF.SV	
DATA_OUTPUT_MONITOR.SV	
DATA_OUTPUT_OUTPUT_TX.SV	
DATA_OUTPUT_PKG.SV	
DATA_OUTPUT_SEQ_LIB.SV	
DATA_OUTPUT_SEQUENCER.SV	
INCLUDE	62
DATA_INPUT_COVER_INC.SV	62
DATA_INPUT_DO_MON.SV	
DATA_INPUT_DRIVER_INC_AFTER_CLASS.SV	
DATA_INPUT_DRIVER_INC_INSIDE_CLASS.SV	
DATA_OUTPUT_DO_MON.SV	
DATA_OUTPUT_DRIVER_INC_AFTER_CLASS.SV	
DATA_OUTPUT_DRIVER_INC_INSIDE_CLASS.SV	
REFERENCE_INC_AFTER_CLASS.SV	
REFERENCE_INC_INSIDE_CLASS.SV	
INDEX	71

LPFFIR UVM 4/27/2019

1

### Introduction

This document describes the verification of LPFFIR RTL module [1] by using the Easier UVM Code Generator [2]. The verification flow has 4 basic steps and is shown in Figure 1; starting with UVM architecture specifications Figure 2 from which templet files [3] are created and are used as input to Perl script that generates System Verilog UVM testbench Figure 3.




Figure 1 Easier UVM verification flow.

2

# UVM Architecture Specifications




Figure 2 UVM architecture specifications.

LPFFIR UVM 4/27/2019

3

## **Templet Files**

#### common.tpl

#### data\_input.tpl

```
agent name = data input
number of instances = 1
trans item = input tx
trans var = rand logic [15:0] data;
trans var = constraint c data { 0 <= data; data < 128; }</pre>
driver inc inside class = data input driver inc inside class.sv inline
driver_inc_after_class = data_input_driver_inc_after_class.sv inline
                                                                inline
monitor inc
                = data input do mon.sv
                                                               inline
agent cover inc
                      = data input cover inc.sv
if port = logic last;
if port = logic valid;
if port = logic ready;
if_port = logic [15:0] data;
if_port = logic clk;
if port = logic reset;
if clock = clk
if reset = reset
```

#### data\_output.tpl

```
agent name = data output
number of instances = 1
trans item = output tx
trans var = rand logic [15:0] data;
agent coverage enable = no
driver inc inside class = data output driver inc inside class.sv inline
driver inc after class = data output driver inc after class.sv
monitor_inc = data_output_do_mon.sv inline
if port = logic last;
if_port = logic valid;
if port = logic ready;
if port = logic [15:0] data;
if port = logic clk;
if port = logic reset;
if clock = clk
if reset = reset
```



#### pinlist

```
!data_input_if_0
rx_tlast_i last
rx_tvalid_i valid
rx_tready_o ready
rx_tdata_i data
!data_output_if_0
tx_tlast_o last
tx_tvalid_o valid
tx_tready_i ready
tx_tdata_o data
!
aclk_i clock
aresetn i reset
```

#### data\_input\_cover\_inc.sv

```
covergroup m_cov;
  option.per_instance = 1;

cp_data: coverpoint m_item.data {
    bins data_values[] = {[0:127]};
  }
endgroup
```

#### data\_input\_do\_mon.sv

```
task data_input_monitor::do_mon;
  forever @(posedge vif.clk)
  begin
    wait (vif.reset == 1);
    if (vif.valid && vif.ready)
    begin
        m_trans.data = vif.data;
        analysis_port.write(m_trans);
        `uvm_info(get_type_name(), $sformatf("Input data = %0d",
        m_trans.data), UVM_HIGH)
        end
  end
end
endtask
```



#### data\_input\_driver\_inc\_after\_class.sv


```
task data_input_driver::run_phase(uvm_phase phase);
  `uvm_info(get_type_name(), "run_phase", UVM HIGH)
  forever @(posedge vif.clk)
 begin
    seq item port.get next item(req);
   phase.raise objection(this);
   wait (vif.reset == 1);
   vif.data <= req.data;</pre>
   vif.valid <= 1;</pre>
   vif.last <= 0;</pre>
   wait (vif.ready == 1);
    fork
      begin
        repeat (10) @(posedge vif.clk);
        phase.drop objection(this);
    join none
    seq item port.item done();
endtask : run phase
```

#### data\_input\_driver\_inc\_inside\_class.sv

```
extern task run phase(uvm phase phase);
```

#### data\_output\_do\_mon.sv

```
task data_output_monitor::do_mon;
  forever @(posedge vif.clk)
  begin
    wait (vif.reset == 1);
    if (vif.valid && vif.ready)
    begin
        m_trans.data = vif.data;
        analysis_port.write(m_trans);
        `uvm_info(get_type_name(), $sformatf("Output data = %0d",m_trans.data), UVM_HIGH)
        end
  end
end
endtask
```



#### reference\_inc\_after\_class.sv

```
function void reference::write reference 0(input tx t);
  send(t);
endfunction
function void reference::send(input tx t);
 output tx tx;
 tx = output tx::type id::create("tx");
 if (init flag == 1)
   begin
      init flag = 0;
      foreach(tx save[j])
       tx save[j] = 0;
  if (save pnt == 5)
   save pnt = 0;
 else
 save pnt++;
 tx_save[save_pnt] = t.data;
 tx.data = tx_save[0] + tx_save[1] + tx_save[2] + tx_save[3] +
tx save[4] + tx save[5];
 analysis port 0.write(tx);
  `uvm info(get type name(), $sformatf("Reference Model save pnt = %0d,
data = %0d",save pnt, tx.data), UVM_HIGH)
endfunction
```

#### reference\_inc\_inside\_class.sv

```
extern function void send(input_tx t);
int save_pnt = 5;
logic [15:0] tx_save [0:5];
int init_flag = 1;
```

#### data\_output\_driver\_inc\_inside\_class

```
extern task run phase(uvm phase phase);
```



#### data\_output\_driver\_inc\_after\_class

```
task data_output_driver::run_phase(uvm_phase phase);
  `uvm_info(get_type_name(), "run_phase", UVM_HIGH)
  forever @(posedge vif.clk)
 begin
    seq item port.get next item(req);
   phase.raise objection(this);
   vif.ready <= 1;</pre>
   wait (vif.reset == 1);
   fork
     begin
        repeat (10) @(posedge vif.clk);
        phase.drop objection(this);
      end
    join none
    seq_item_port.item_done();
 end
endtask : run_phase
```



#### design.sv

```
module lpffir_axis (
                                   aclk_i,
                 input
                                  aresetn i,
                 input
                 // AXI-Stream RX interface
                 rx tvalid i,
                 input
                 // AXI-Stream TX interface
                 output reg
                                  tx_tvalid_o,
                 input
                                  tx tready i,
                 output logic [15:0] tx tdata o
  wire lpffir en;
                            lpffir en = rx_tvalid_i && tx_tready_i;
  assign
  // AXI-Stream interface
  assign rx tready o = lpffir en;
  assign tx_tvalid_o = lpffir_en;
  assign tx tlast o = rx tlast i;
 // DEBUG
 always @(posedge aclk i or negedge aresetn i)
   if (aresetn i)
     $display("DUT: rx tdata i %0d, tx tdata o %0d", rx tdata i,
tx tdata o);
  // LPFFIR
  lpffir core lpffir core(
                        .clk i(aclk i),
                        .rstn i(aresetn i),
                        .en i(lpffir en),
                        .x i(rx tdata i),
                        .y_o(tx_tdata_o)
                        );
```


endmodule



4

# **Generated UVM Testbench**

Name Type Size Val	ue
uvm_test_top top_test - @34	17
m_env top_env - @36	50
<pre>m_converter_m_data_output_agent uvm_component - @41</pre>	.7
a_port uvm_analysis_port - @43	36
analysis_imp uvm_analysis_imp - @42	26
m_data_input_agent data_input_agent - @45	55
analysis_port uvm_analysis_port - @46	54
m_driver data_input_driver - @55	52
rsp_port uvm_analysis_port - @57	71
seq item port uvm seq item pull port - @56	51
m monitor data input monitor - @53	32
analysis port uvm analysis port - @54	11
m sequencer uvm sequencer - @58	31
rsp export uvm analysis export - @59	90
seq item export uvm seq item pull imp - @70	8 (
arbitration_queue array 0 -	
lock queue array 0 -	
num last reqs integral 32 'd1	_
num last rsps integral 32 'd1	_
m data input coverage data input coverage - @47	7 4
analysis_imp uvm_analysis_imp - @48	
m_data_output_agent data_output_agent - @49	
analysis port uvm analysis port - @50	)2
m driver data output driver - @74	
rsp_port uvm_analysis_port - @76	
seq_item_port uvm_seq_item_pull_port - @75	
m monitor data output monitor - @72	
analysis port uvm analysis port - @73	
m sequencer uvm sequencer - @77	
rsp export uvm analysis export - @78	
seq_item_export	
arbitration queue array 0 -	_
lock queue array 0 -	
num last regs integral 32 'd1	
num last rsps integral 32 'd1	
m data output coverage data output coverage - @51	
analysis imp uvm analysis imp - @52	
m reference reference - @38	
analysis_export_0 uvm_analysis_imp_reference_0 - @39	



producers	aa(object,string)	1	-
[m_data_output_agent]	cl_syoscb_cfg_pl	-	0383
list	da(string)	2	-
[0]	string	3	DUT
[1]	string	3	REF
primary_queue	string	3 1	DUT 'h0
disable_clone max_queue_size	<pre>integral aa(int,string)</pre>	2	-
[DUT]	integral	32	'h0
[REF]	integral	32	'h0
scb name	string	22	
m_reference_scoreboard	5		
compare_algo	cl_syoscb_compare_iop	-	0991
cfg	cl_syoscb_cfg	-	@382
queues	aa(object,string)	2	-
[DUT]	cl_syoscb_queue_std	_	0918
cfg	cl_syoscb_cfg	-	@382
iter_idx	integral	32	'h0
cnt_add_item	integral	32 0	'h0 -
items [REF]	<pre>da(object) cl syoscb queue std</pre>	_	<u> </u>
cfg	cl_syoscb_quede_std cl_syoscb_cfg	_	@382
iter idx	integral	32	'h0
cnt add item	integral	32	'h0
items	da (object)	0	-
producers	aa(object,string)	1	_
[m_data_output_agent]	cl_syoscb_cfg_pl	_	@383
list	da(string)	2	-
[0]	string	3	DUT
[1]	string	3	REF
<pre>primary_queue</pre>	string	3	DUT
disable_clone	integral	1	'h0
max_queue_size	aa(int,string)	2	-
[DUT]	integral	32	'h0
[REF]	integral	32 22	'h0
scb_name m_reference_scoreboard	string	22	
m data output agent DUT subscr	cl svosch subscriber	_	@950
analysis imp	uvm analysis imp	_	0959
queue name	string	3	DUT
producer	string	19	
m_data_output_agent			
<pre>m_data_output_agent_REF_subscr</pre>	cl_syoscb_subscriber	-	0969
analysis_imp	uvm_analysis_imp	_	@978
queue_name	string	3	REF
producer	string	19	
<pre>m_data_output_agent     cfg</pre>	al ayasah afa	_	@382
	<pre>cl_syoscb_cfg aa(object,string)</pre>	2	-
queues [DUT]	cl syoscb queue std	_	@918
cfg	cl syoscb cfg	_	@382
iter idx	integral	32	'h0
cnt add item	integral	32	'h0
items	da(object)	0	_
[REF]	cl_syoscb_queue_std	-	@929
cfg	cl_syoscb_cfg	-	@382
iter_idx	integral	32	'h0
cnt_add_item	integral	32	'h0
items	da (object)	0	-
producers	aa(object,string)	1	-
[m_data_output_agent]	cl_syoscb_cfg_pl	-	@383
list	da(string)	2	— —
[0]	string	5	DUT

[1]	string	3	REF
primary_queue	string	3	DUT
disable clone	integral	1	'h0
max queue size	aa(int,string)	2	_
[DUT]	integral	32	'h0
[REF]	integral	32	'h0
scb name	string	22	110
m reference scoreboard	5 5 2 2 1 1 9		
queues	da(object)	2	_
[0]	cl_syoscb_queue_std	_	@918
cfg	cl syoscb cfg	_	@382
queues	aa(object,string)	2	-
[DUT]	cl_syoscb_queue_std	_	@918
[REF]	cl_syoscb_queue_std	_	@929
cfg	cl_syoscb_cfg	_	@382
iter idx	integral	32	'h0
cnt add item	integral	32	'h0
items	da(object)	0	_
producers	aa(object, string)	1	_
[m data output agent]	cl syoscb cfg pl	_	@383
list	da(string)	2	-
[0]	string	3	DUT
[1]	string	3	REF
primary_queue	string	3	DUT
disable_clone	integral	1	'h0
max_queue_size	aa(int,string)	2	_
[DUT]	integral	32	'h0
[REF]	integral	32	'h0
scb name	string	22	110
m reference scoreboard	Scring		
iter idx	integral	32	'h0
cnt add item	integral	32	'h0
items	da(object)	0	-
[1]	cl_syoscb_queue_std	_	@929
cfg	cl_syoscb_cfg	_	@382
queues	aa(object,string)	2	_
[DUT]	cl syoscb queue std	_	@918
cfq	cl syoscb cfg	_	@382
iter_idx	integral	32	'h0
cnt add item	integral	32	<b>'</b> h0
items	da(object)	0	_
[REF]	cl syoscb queue std	_	@929
producers	aa(object,string)	1	_
[m_data_output_agent]	cl syoscb cfg pl	_	@383
list	da(string)	2	-
[0]	string	3	DUT
[1]	string	3	REF
primary_queue	string	3	DUT
disable clone	integral	1	'h0
max_queue_size	aa(int,string)	2	_
[DUT]	integral	32	'h0
[REF]	integral	32	'h0
scb_name	string	22	
m_reference_scoreboard			
_ iter_idx	integral	32	'h0
cnt_add_item	integral	32	'h0
items	da(object)	0	-
compare_strategy	cl_syoscb_compare	-	0940
cfg	cl_syoscb_cfg	-	@382
queues	aa(object,string)	2	-
[DUT]	cl_syoscb_queue_std	-	@918
cfg	cl_syoscb_cfg	_	@382
iter_idx	integral	32	'h0

cnt add item	integral	32	'h0
items	da(object)	0	_
[REF]	cl_syoscb_queue_std	_	@929
cfq	cl syoscb cfg	_	@382
iter idx	integral	32	'h0
cnt add item	integral	32	'h0
items	da(object)	0	_
producers	aa(object,string)	1	_
[m_data_output_agent]	cl_syoscb_cfg_pl	_	@383
list	da(string)	2	_
[0]	string	3	DUT
[1]	string	3	REF
primary_queue	string	3	DUT
disable clone	integral	1	'h0
max_queue_size	aa(int,string)	2	_
[DUT]	integral	32	'h0
[REF]	integral	32	'h0
scb name	string	22	
m reference scoreboard			
compare algo	cl syoscb compare iop	_	0991
cfg	cl syoscb cfg	_	@382
queues	aa(object,string)	2	_
[DUT]	cl syoscb queue std	_	@918
cfq	cl syoscb cfg	_	@382
iter idx	integral	32	<b>'</b> h0
cnt add item	integral	32	'h0
items	da(object)	0	_
[REF]	cl_syoscb_queue_std	_	@929
cfg	cl syoscb cfg	_	@382
iter idx	integral	32	'h0
cnt add item	integral	32	<b>'</b> h0
items	da(object)	0	-
producers	aa(object,string)	1	-
[m_data_output_agent]	cl syoscb cfg pl	_	0383
list	da(string)	2	-
[0]	string	3	DUT
[1]	string	3	REF
primary_queue	string	3	DUT
disable_clone	integral	1	<b>'</b> h0
max_queue_size	aa(int,string)	2	_
[DUT]	integral	32	'h0
[REF]	integral	32	'h0
scb_name	string	22	
m_reference_scoreboard			
subscribers	<pre>aa(object,string)</pre>	2	-
[DUTm_data_output_agent]	cl_syoscb_subscriber	-	@950
analysis_imp	uvm_analysis_imp	_	@959
queue_name	string	3	DUT
producer	string	19	
<pre>m_data_output_agent</pre>			
[REFm_data_output_agent]	cl_syoscb_subscriber	-	@969
analysis_imp	uvm_analysis_imp	-	@978
queue_name	string	3	REF
producer	string	19	
<pre>m_data_output_agent</pre>			

Figure 3 UVM testbench topology




Figure 4 UVM testbench directory structure

# 5 top\_tb

#### top\_tb.sv

```
module top tb;
  timeunit
  timeprecision 1ps;
  `include "uvm macros.svh"
  import uvm pkg::*;
  import top test pkg::*;
  import top pkg::top config;
  // Configuration object for top-level environment
  top config top env config;
  // Test harness
  top th th();
  // You can insert code here by setting tb inc inside module in file
common.tpl
  // You can remove the initial block below by setting
tb generate run test = no in file common.tpl
  initial
 begin
   // Start of inlined include file generated_tb/tb/include/vcd dump.sv
   $dumpfile("dump.vcd");
   $dumpvars;
    // End of inlined include file
    // Create and populate top-level configuration object
    top env config = new("top env config");
    if ( !top_env_config.randomize() )
      `uvm error("top tb", "Failed to randomize top-level configuration
object")
```

```
top_env_config.m_data_input_config.vif = th.data_input_if_0;
  top_env_config.m_data_output_config.vif = th.data_output_if_0;
  uvm_config_db #(top_config)::set(null, "uvm_test_top", "config",
  top_env_config);
  uvm_config_db #(top_config)::set(null, "uvm_test_top.m_env",
  "config", top_env_config);

  // You can insert code here by setting tb_inc_before_run_test in
file common.tpl
  run_test();
end
```

endmodule



#### top\_th.sv

```
module top th;
  timeunit
  timeprecision 1ps;
  // You can remove clock and reset below by setting
th generate clock and reset = no in file common.tpl
  // Example clock and reset declarations
  logic clock = 0;
  logic reset;
  // Example clock generator process
  always #10 clock = ~clock;
  // Example reset generator process
  initial
 begin
                     // Active low reset in this example
   reset = 0;
   #75 reset = 1;
  end
  assign data input if 0.reset = reset;
  assign data output if 0.reset = reset;
 assign data input if 0.clk = clock;
 assign data output if 0.clk = clock;
 // You can insert code here by setting th inc inside module in file
common.tpl
 // Pin-level interfaces connected to DUT
 // You can remove interface instances by setting
generate interface instance = no in the interface template file
  data input if
                 data input if 0 ();
 data_output_if data_output_if_0 ();
  lpffir axis uut (
    .rx tlast i (data input if 0.last),
    .rx tvalid i(data input if 0.valid),
    .rx tready o(data input if 0.ready),
    .rx tdata i (data input if 0.data),
    .tx_tlast_o (data_output_if_0.last),
    .tx_tvalid_o(data_output_if_0.valid),
    .tx tready i(data output if 0.ready),
    .tx tdata o (data output if 0.data),
    .aclk i
              (clock),
    .aresetn i (reset)
  );
endmodule
```

6

## top\_test

#### top\_test\_pkg.sv

```
package top_test_pkg;
   `include "uvm_macros.svh"
   import uvm_pkg::*;
   import data_input_pkg::*;
   import data_output_pkg::*;
   import top_pkg::*;
   `include "top_test.sv"
endpackage : top_test_pkg
```



#### top\_test.sv

```
class top test extends uvm test;
  `uvm component utils(top test)
  top env m env;
  extern function new(string name, uvm component parent);
  // You can remove build phase method by setting
test generate methods inside class = no in file common.tpl
  extern function void build phase(uvm phase phase);
 // You can insert code here by setting test inc inside class in file
common.tpl
endclass : top test
function top test::new(string name, uvm component parent);
  super.new(name, parent);
endfunction : new
// You can remove build phase method by setting
test generate methods after class = no in file common.tpl
function void top test::build phase (uvm phase phase);
 // You can insert code here by setting test prepend to build phase in
file common.tpl
 // You could modify any test-specific configuration object variables
here
 m env = top env::type id::create("m env", this);
  // You can insert code here by setting test append to build phase in
file common.tpl
endfunction : build phase
```

7

# top

#### port\_converter.sv

```
class port_converter #(type T = uvm_sequence_item) extends
uvm_subscriber #(T);
   `uvm_component_param_utils(port_converter#(T))

// For connecting analysis port of monitor to analysis export of
Syosil scoreboard

uvm_analysis_port #(uvm_sequence_item) analysis_port;

function new(string name, uvm_component parent);
   super.new(name, parent);
   analysis_port = new("a_port", this);
endfunction

function void write(T t);
   analysis_port.write(t);
endfunction
```



#### reference.sv

```
`uvm_analysis_imp_decl(_reference_0)
class reference extends uvm component;
  `uvm component utils (reference)
 uvm analysis imp reference 0 #(input tx, reference) analysis export 0;
// m data input agent
  uvm analysis port #(uvm sequence item) analysis port 0; //
m data output agent
  extern function new(string name, uvm component parent);
  extern function void write reference 0(input input tx t);
  // Start of inlined include file
generated tb/tb/include/reference inc inside class.sv
  extern function void send(input tx t);
  int save_pnt = 5;
  logic [15:0] tx save [0:5];
  int init flag = 1; // End of inlined include file
endclass
function reference::new(string name, uvm component parent);
  super.new(name, parent);
  analysis export 0 = new("analysis export 0", this);
  analysis port 0 = new("analysis port 0", this);
endfunction : new
// Start of inlined include file
generated tb/tb/include/reference inc after class.sv
function void reference::write reference 0(input tx t);
  send(t);
endfunction
function void reference::send(input tx t);
  output tx tx;
  tx = output tx::type id::create("tx");
  if (init flag == 1)
   begin
      init flag = 0;
      foreach(tx save[j])
        tx save[j] = 0;
   end
  if (save pnt == 5)
    save pnt = 0;
  else
  save pnt++;
  tx save[save pnt] = t.data;
```



```
tx.data = tx_save[0] + tx_save[1] + tx_save[2] + tx_save[3] +
tx_save[4] + tx_save[5];
analysis_port_0.write(tx);
   `uvm_info(get_type_name(), $sformatf("Reference Model save_pnt = %0d,
data = %0d", save_pnt, tx.data), UVM_HIGH)
endfunction
```



```
class top config extends uvm object;
 // Do not register config class with the factory
 rand data input config  m data input config;
 rand data output config m data output config;
 // You can insert variables here by setting config var in file
common.tpl
 // You can remove new by setting
top env config generate methods inside class = no in file common.tpl
 extern function new(string name = "");
 // You can insert code here by setting top env config inc inside class
in file common.tpl
endclass : top config
// You can remove new by setting
top env config generate methods after class = no in file common.tpl
function top config::new(string name = "");
 super.new(name);
 m data input config
                                     = new("m data input config");
 m data input config.is active
                                   = UVM ACTIVE;
 m data input config.checks enable
                                     = 1;
 m data input config.coverage enable = 1;
 m data output config
                                     = new("m data output config");
 m data output config.checks enable = 1;
 m data output config.coverage enable = 0;
  // You can insert code here by setting top env config append to new in
file common.tpl
endfunction : new
```



#### top\_env.sv

```
import pk syoscb::*;
class top env extends uvm env;
  `uvm component utils(top env)
 extern function new(string name, uvm component parent);
 // Reference model and Syosil scoreboard
 typedef port converter #(output tx) converter m data output agent t;
 converter m data output agent t m converter m data output agent;
 reference
                                m reference;
                                m reference scoreboard;
 cl syoscb
 cl syoscb_cfg
                                m reference config;
 // Child agents
 data input coverage m data input coverage;
 data output coverage m data output coverage;
 top config
                      m config;
 // You can remove build/connect/run phase by setting
top env generate methods inside class = no in file common.tpl
 extern function void build phase(uvm phase phase);
 extern function void connect phase(uvm phase phase);
 extern function void end of elaboration phase (uvm phase phase);
                     run phase (uvm phase phase);
 // You can insert code here by setting top env inc inside class in
file common.tpl
endclass : top env
function top env::new(string name, uvm component parent);
  super.new(name, parent);
endfunction : new
// You can remove build/connect/run phase by setting
top env generate methods after class = no in file common.tpl
function void top env::build phase (uvm phase phase);
  `uvm info(get type name(), "In build phase", UVM HIGH)
```



```
// You can insert code here by setting top env prepend to build phase
in file common.tpl
  if (!uvm config db #(top config)::get(this, "", "config", m config))
    `uvm_error(get_type_name(), "Unable to get top config")
 m data input config = m config.m data input config;
 // You can insert code here by setting agent copy config vars in file
data input.tpl
 uvm config db #(data input config)::set(this, "m data input agent",
"config", m data input config);
  if (m data input config.is active == UVM ACTIVE )
    uvm_config_db #(data_input_config)::set(this,
"m data input agent.m_sequencer", "config", m_data_input_config);
 uvm_config_db #(data_input_config)::set(this, "m_data_input_coverage",
"config", m data input config);
 m data output config = m config.m data output config;
 // You can insert code here by setting agent copy config vars in file
data output.tpl
 uvm config db #(data output config)::set(this, "m data output agent",
"config", m_data_output_config);
  if (m data output config.is active == UVM ACTIVE )
   uvm config db #(data output config)::set(this,
"m data output agent.m sequencer", "config", m data output config);
 uvm config db #(data output config)::set(this,
"m data output coverage", "config", m data output config);
  // Default factory overrides for Syosil scoreboard
cl syoscb queue::type id::set type override(cl syoscb queue std::type id
::get());
 begin
   bit ok;
   uvm factory factory = uvm factory::get();
(factory.find override by type(cl syoscb compare base::type id::get(),
"*") == cl syoscb compare base::type id::get())
cl syoscb compare base::type id::set inst override(cl syoscb compare iop
::type id::get(), "m reference scoreboard.*", this);
    // Configuration object for Syosil scoreboard
   m reference config =
cl syoscb cfg::type id::create("m reference config");
   m_reference_config.set queues( {"DUT", "REF"} );
    ok = m reference config.set primary queue("DUT");
    assert(ok);
   ok = m reference config.set producer("m data output agent", {"DUT",
"REF"} );
    assert(ok);
```

```
uvm config db#(cl syoscb cfg)::set(this, "m reference scoreboard",
"cfg", m reference config);
   // Instantiate reference model and Syosil scoreboard
   m reference
                                  = reference
::type id::create("m reference", this);
   m converter m data output agent =
converter m data output agent t::type id::create("m converter m data out
put agent", this);
   m reference scoreboard
                                 = cl syoscb
::type id::create("m reference scoreboard", this);
 end
 ::type_id::create("m_data_input_agent", this);
 m data input coverage = data input coverage
::type id::create("m data input coverage", this);
 m data output agent = data output agent
::type id::create("m data output agent", this);
 m data output coverage =
data output coverage::type id::create("m data output coverage", this);
 // You can insert code here by setting top env append to build phase
in file common.tpl
endfunction : build phase
function void top_env::connect_phase(uvm_phase phase);
  `uvm info(get type name(), "In connect phase", UVM HIGH)
m data input agent.analysis port.connect(m data input coverage.analysis
export);
m data output agent.analysis port.connect (m data output coverage.analysi
s export);
 begin
   // Connect reference model and Syosil scoreboard
   cl syoscb subscriber subscriber;
m data input agent.analysis port.connect(m reference.analysis export 0);
   subscriber = m reference scoreboard.get subscriber("REF",
"m data output agent");
   m reference.analysis port 0.connect(subscriber.analysis export);
   subscriber = m reference scoreboard.get subscriber("DUT",
"m data output agent");
```

```
m data output agent.analysis port.connect(m converter m data output agen
t.analysis export);
m converter m data output agent.analysis port.connect(subscriber.analysi
s export);
 end
 // You can insert code here by setting top env append to connect phase
in file common.tpl
endfunction : connect phase
// You can remove end of elaboration phase by setting
top env generate end of elaboration = no in file common.tpl
function void top env::end of elaboration phase (uvm phase phase);
 uvm factory factory = uvm factory::get();
  `uvm_info(get_type_name(), "Information printed from
top env::end of elaboration phase method", UVM MEDIUM)
  uvm info(get type name(), $sformatf("Verbosity threshold is %d",
get report verbosity level()), UVM MEDIUM)
 uvm top.print topology();
  factory.print();
endfunction : end of elaboration phase
// You can remove run phase by setting top env generate run phase = no
in file common.tpl
task top env::run phase (uvm phase phase);
  top default seq vseq;
 vseq = top default seq::type id::create("vseq");
 vseq.set item context(null, null);
  if (!vseq.randomize())
    `uvm fatal(get type name(), "Failed to randomize virtual sequence")
 vseq.m data input agent = m data input agent;
 vseq.m data output agent = m data output agent;
 vseq.set starting phase(phase);
 vseq.start(null);
  // You can insert code here by setting top env append to run phase in
file common.tpl
endtask : run phase
```

#### top\_pkg.sv

```
package top_pkg;
    include "uvm_macros.svh"

import uvm_pkg::*;
import data_input_pkg::*;
import data_output_pkg::*;
    include "top_config.sv"
    include "top_seq_lib.sv"
    include "port_converter.sv"
    include "reference.sv"
    include "top_env.sv"

endpackage : top_pkg
```



#### top\_seq\_lib.sv

```
class top default seq extends uvm sequence #(uvm sequence item);
  `uvm object utils(top default seq)
  data input agent m data input agent;
 data output agent m_data_output_agent;
  // Number of times to repeat child sequences
  int m seq count = 10;
 extern function new(string name = "");
 extern task body();
 extern task pre start();
 extern task post start();
`ifndef UVM POST VERSION 1 1
  // Functions to support UVM 1.2 objection API in UVM 1.1
 extern function uvm phase get starting phase();
 extern function void set starting phase(uvm phase phase);
`endif
endclass : top default seq
function top default seq::new(string name = "");
  super.new(name);
endfunction : new
task top default seq::body();
  `uvm_info(get_type_name(), "Default sequence starting", UVM HIGH)
  repeat (m seq count)
 begin
    fork
      if (m data input agent.m config.is active == UVM ACTIVE)
     begin
        data_input_default_seq seq;
        seq = data_input_default_seq::type_id::create("seq");
        seq.set item context(this, m data input agent.m sequencer);
        if (!seq.randomize())
          `uvm error(get type name(), "Failed to randomize sequence")
        seq.set starting phase( get starting phase() );
        seq.start(m data input agent.m sequencer, this);
     end
      if (m_data_output_agent.m config.is active == UVM ACTIVE)
        data output default seq seq;
        seq = data output default seq::type id::create("seq");
        seq.set item context(this, m data output agent.m sequencer);
        if (!seq.randomize())
          `uvm error(get type name(), "Failed to randomize sequence")
```



```
seq.set starting phase( get starting phase() );
        seq.start(m data output agent.m sequencer, this);
     end
    join
  end
  `uvm info(get type name(), "Default sequence completed", UVM HIGH)
endtask : body
task top default seq::pre start();
 uvm phase phase = get starting phase();
 if (phase != null)
   phase.raise_objection(this);
endtask: pre_start
task top default seq::post start();
 uvm phase phase = get starting phase();
  if (phase != null)
   phase.drop objection(this);
endtask: post start
`ifndef UVM POST VERSION 1 1
function uvm phase top default seq::get starting phase();
 return starting phase;
endfunction: get starting phase
function void top_default_seq::set_starting_phase(uvm_phase phase);
  starting phase = phase;
endfunction: set starting phase
```

LPFFIR UVM 4/27/2019

8

## data\_input

#### data\_input\_agent.sv

```
class data input agent extends uvm agent;
  `uvm component utils (data input agent)
  uvm analysis port #(input tx) analysis port;
 data input config
                          m config;
  data input sequencer t m sequencer;
  data input driver
                          m driver;
  data input monitor
                          m monitor;
  local int m is active = -1;
  extern function new(string name, uvm component parent);
  // You can remove build/connect phase and get is active by setting
agent generate methods inside class = no in file data input.tpl
  extern function void build phase(uvm phase phase);
 extern function void connect phase(uvm phase phase);
 extern function uvm active passive enum get is active();
 // You can insert code here by setting agent inc inside class in file
data input.tpl
endclass : data input agent
function data input agent::new(string name, uvm component parent);
  super.new(name, parent);
  analysis port = new("analysis port", this);
endfunction : new
// You can remove build/connect phase and get is active by setting
agent generate methods after class = no in file data input.tpl
```



```
function void data input agent::build phase(uvm phase phase);
  // You can insert code here by setting agent prepend to build phase in
file data input.tpl
  if (!uvm config db #(data input config)::get(this, "", "config",
m config))
    `uvm error(get type name(), "data input config not found")
 m monitor
              = data input monitor
                                       ::type id::create("m monitor",
this);
  if (get is active() == UVM ACTIVE)
 begin
   m driver
               = data input driver ::type id::create("m driver",
this);
   m sequencer = data input sequencer t::type id::create("m sequencer",
this);
  end
  // You can insert code here by setting agent append to build phase in
file data input.tpl
endfunction : build phase
function void data input agent::connect phase (uvm phase phase);
  if (m config.vif == null)
    `uvm warning(get type name(), "data input virtual interface is not
set!")
  m monitor.vif = m config.vif;
  m monitor.analysis port.connect(analysis port);
  if (get is active() == UVM ACTIVE)
 begin
   m driver.seg item port.connect(m sequencer.seg item export);
   m driver.vif = m config.vif;
  end
  // You can insert code here by setting agent append to connect phase
in file data input.tpl
endfunction : connect phase
function uvm active passive enum data input agent::get is active();
  if (m is active == -1)
 begin
    if (uvm config db#(uvm bitstream t)::get(this, "", "is active",
m is active))
   begin
      if (m is active != m config.is active)
       `uvm warning(get type name(), "is active field in config db
conflicts with config object")
   end
    else
```

```
OpenCores
```

```
m_is_active = m_config.is_active;
  end
return uvm_active_passive_enum'(m_is_active);
endfunction : get_is_active
```



## data\_input\_config.sv

```
class data input config extends uvm object;
 // Do not register config class with the factory
 virtual data input if
 uvm active passive enum is active = UVM ACTIVE;
 bit
                           coverage enable;
 bit
                           checks enable;
 // You can insert variables here by setting config var in file
data input.tpl
 // You can remove new by setting
agent config generate methods inside class = no in file data input.tpl
 extern function new(string name = "");
 // You can insert code here by setting agent config inc inside class
in file data input.tpl
endclass : data input config
// You can remove new by setting
agent config generate methods after class = no in file data input.tpl
function data input config::new(string name = "");
  super.new(name);
endfunction : new
```



#### data\_input\_coverage.sv

```
class data input coverage extends uvm subscriber #(input tx);
  `uvm component utils (data input coverage)
 data input config m config;
 bit
                    m is covered;
 input tx
                    m item;
 // Start of inlined include file
generated tb/tb/include/data input cover inc.sv
  covergroup m cov;
   option.per instance = 1;
    cp data: coverpoint m item.data {
     bins data values[] = {[0:127]};
  endgroup
  // End of inlined include file
  // You can remove new, write, and report phase by setting
agent cover generate methods inside class = no in file data input.tpl
 extern function new(string name, uvm component parent);
 extern function void write(input input tx t);
 extern function void build phase(uvm phase phase);
 extern function void report phase(uvm phase phase);
 // You can insert code here by setting agent cover inc inside class in
file data input.tpl
endclass : data input coverage
// You can remove new, write, and report phase by setting
agent cover generate methods after class = no in file data input.tpl
function data input coverage::new(string name, uvm component parent);
 super.new(name, parent);
 m is covered = 0;
 m cov = new();
endfunction : new
function void data input coverage::write(input input tx t);
 m item = t;
 if (m config.coverage enable)
 begin
   m cov.sample();
   // Check coverage - could use m cov.option.goal instead of 100 if
your simulator supports it
    if (m cov.get inst coverage() >= 100) m is covered = 1;
endfunction : write
```

```
function void data_input_coverage::build_phase(uvm_phase phase);
   if (!uvm_config_db #(data_input_config)::get(this, "", "config",
   m_config))
        `uvm_error(get_type_name(), "data_input config not found")
endfunction : build_phase

function void data_input_coverage::report_phase(uvm_phase phase);
   if (m_config.coverage_enable)
        `uvm_info(get_type_name(), $sformatf("Coverage score = %3.1f%%",
   m_cov.get_inst_coverage()), UVM_MEDIUM)
   else
        `uvm_info(get_type_name(), "Coverage disabled for this agent",
   UVM_MEDIUM)
endfunction : report_phase
```



#### data\_input\_driver.sv

```
class data input driver extends uvm driver #(input tx);
  `uvm component utils (data input driver)
 virtual data input if vif;
 extern function new(string name, uvm component parent);
 // Start of inlined include file
generated_tb/tb/include/data input driver inc inside class.sv
 extern task run phase(uvm phase phase);
 // End of inlined include file
endclass : data input driver
function data input driver::new(string name, uvm component parent);
  super.new(name, parent);
endfunction : new
// Start of inlined include file
generated tb/tb/include/data input driver inc after class.sv
task data input driver::run phase (uvm phase phase);
  `uvm info(get type name(), "run phase", UVM HIGH)
  forever @(posedge vif.clk)
    seq item port.get next item(req);
    phase.raise objection(this);
    wait (vif.reset == 1);
   vif.data <= req.data;</pre>
   vif.valid <= 1;</pre>
   vif.last <= 0;</pre>
    wait (vif.ready == 1);
    fork
      begin
        repeat (10) @(posedge vif.clk);
        phase.drop_objection(this);
      end
    join none
    seq item port.item done();
endtask : run phase
```

## data\_input\_if.sv



#### data\_input\_input\_tx.sv

```
class input tx extends uvm sequence item;
  `uvm object utils(input tx)
  // To include variables in copy, compare, print, record, pack, unpack,
and compare2string, define them using trans var in file data input.tpl
 // To exclude variables from compare, pack, and unpack methods, define
them using trans meta in file data input.tpl
  // Transaction variables
  rand logic [15:0] data;
  constraint c data { 0 <= data; data < 128; }</pre>
  extern function new(string name = "");
  // You can remove do copy/compare/print/record and convert2string
method by setting trans generate methods inside class = no in file
data input.tpl
  extern function void do copy(uvm object rhs);
  extern function bit do compare (uvm object rhs, uvm comparer
  extern function void do print(uvm printer printer);
  extern function void do record(uvm recorder recorder);
  extern function void do pack(uvm packer packer);
  extern function void do unpack(uvm packer packer);
 extern function string convert2string();
  // You can insert code here by setting trans inc inside class in file
data input.tpl
endclass : input tx
function input tx::new(string name = "");
  super.new(name);
endfunction : new
// You can remove do copy/compare/print/record and convert2string method
by setting trans generate methods after class = no in file
data input.tpl
function void input tx::do copy(uvm object rhs);
  input tx rhs ;
  if (!$cast(rhs_, rhs))
    `uvm fatal(get type name(), "Cast of rhs object failed")
  super.do copy(rhs);
  data = rhs .data;
endfunction : do copy
```




```
function bit input tx::do compare(uvm object rhs, uvm comparer
comparer);
 bit result;
 input tx rhs ;
 if (!$cast(rhs_, rhs))
    `uvm fatal(get type name(), "Cast of rhs object failed")
  result = super.do compare(rhs, comparer);
 result &= comparer.compare field("data", data, rhs .data,
$bits(data));
 return result;
endfunction : do compare
function void input tx::do print(uvm printer printer);
 if (printer.knobs.sprint == 0)
    `uvm info(get type name(), convert2string(), UVM MEDIUM)
   printer.m string = convert2string();
endfunction : do print
function void input tx::do record(uvm recorder recorder);
  super.do record(recorder);
  // Use the record macros to record the item fields:
  `uvm record field("data", data)
endfunction : do_record
function void input tx::do pack(uvm packer packer);
  super.do pack(packer);
  `uvm_pack_int(data)
endfunction : do pack
function void input tx::do unpack(uvm packer packer);
  super.do unpack(packer);
  `uvm unpack int(data)
endfunction : do_unpack
function string input tx::convert2string();
  string s;
 $sformat(s, "%s\n", super.convert2string());
  sformat(s, {"}sn",
    "data = 'h%0h 'd%0d\n"},
   get full name(), data, data);
  return s;
endfunction : convert2string
```



#### data\_input\_monitor.sv

```
class data input monitor extends uvm monitor;
  `uvm component utils (data input monitor)
 virtual data input if vif;
 uvm analysis port #(input tx) analysis port;
  input tx m trans;
 extern function new(string name, uvm component parent);
 // Methods build phase, run phase, and do mon generated by setting
monitor inc in file data input.tpl
 extern function void build phase(uvm phase phase);
 extern task run phase(uvm phase phase);
 extern task do mon();
 // You can insert code here by setting monitor inc inside class in
file data input.tpl
endclass : data input monitor
function data input monitor::new(string name, uvm component parent);
 super.new(name, parent);
 analysis port = new("analysis port", this);
endfunction : new
function void data input monitor::build phase (uvm phase phase);
endfunction : build phase
task data input monitor::run phase (uvm phase phase);
 `uvm info(get type name(), "run phase", UVM HIGH)
 m trans = input tx::type id::create("m trans");
 do mon();
endtask : run_phase
// Start of inlined include file
generated tb/tb/include/data input do mon.sv
task data input monitor::do mon;
  forever @(posedge vif.clk)
 begin
   wait (vif.reset == 1);
   if (vif.valid && vif.ready)
      m trans.data = vif.data;
      analysis port.write(m trans);
```



```
`uvm_info(get_type_name(), $sformatf("Input data = %0d",
m_trans.data), UVM_HIGH)
    end
end
endtask
```

#### data\_input\_pkg.sv

```
package data_input_pkg;
    include "uvm_macros.svh"

import uvm_pkg::*;

    include "data_input_input_tx.sv"
    include "data_input_config.sv"
    include "data_input_driver.sv"
    include "data_input_monitor.sv"
    include "data_input_sequencer.sv"
    include "data_input_coverage.sv"
    include "data_input_agent.sv"
    include "data_input_agent.sv"
    include "data_input_seq_lib.sv"

endpackage : data_input_pkg
```



#### data\_input\_seq\_lib.sv

```
class data input default seq extends uvm sequence #(input tx);
  `uvm object utils (data input default seq)
  extern function new(string name = "");
  extern task body();
`ifndef UVM POST VERSION 1 1
 // Functions to support UVM 1.2 objection API in UVM 1.1
 extern function uvm phase get starting phase();
  extern function void set starting phase (uvm phase phase);
`endif
endclass : data input default seq
function data input default seq::new(string name = "");
  super.new(name);
endfunction : new
task data input default seq::body();
  `uvm info(get type name(), "Default sequence starting", UVM HIGH)
  req = input tx::type id::create("req");
  start item(req);
  if (!req.randomize())
    `uvm error(get type name(), "Failed to randomize transaction")
  finish item(req);
  `uvm info(get type name(), "Default sequence completed", UVM HIGH)
endtask : body
`ifndef UVM POST VERSION 1 1
function uvm phase data input default seq::get starting phase();
  return starting phase;
endfunction: get starting phase
function void data input default seq::set starting phase (uvm phase
phase);
  starting phase = phase;
endfunction: set starting phase
```

## data\_input\_sequencer.sv

```
// Sequencer class is specialization of uvm_sequencer
typedef uvm_sequencer #(input_tx) data_input_sequencer_t;
```

**OpenCores** 



## data\_output

#### data\_output\_agent.sv

```
class data output agent extends uvm agent;
  `uvm component utils (data output agent)
  uvm analysis port #(output tx) analysis port;
 data output config
                          m config;
  data output sequencer t m sequencer;
                       m driver;
  data output driver
  data output monitor
                          m monitor;
  local int m is active = -1;
  extern function new(string name, uvm component parent);
  // You can remove build/connect phase and get is active by setting
agent generate methods inside class = no in file data output.tpl
  extern function void build phase(uvm phase phase);
 extern function void connect phase(uvm phase phase);
 extern function uvm active passive enum get is active();
 // You can insert code here by setting agent inc inside class in file
data output.tpl
endclass : data output agent
function data_output_agent::new(string name, uvm_component parent);
  super.new(name, parent);
  analysis port = new("analysis port", this);
endfunction : new
// You can remove build/connect phase and get is active by setting
agent generate methods after class = no in file data output.tpl
```



```
function void data output agent::build phase(uvm phase phase);
  // You can insert code here by setting agent prepend to build phase in
file data output.tpl
  if (!uvm config db #(data output config)::get(this, "", "config",
m config))
    `uvm error(get type name(), "data output config not found")
 m monitor = data output monitor
                                        ::type id::create("m monitor",
this);
  if (get is active() == UVM ACTIVE)
 begin
   m driver
               = data output driver ::type id::create("m driver",
this);
   m_sequencer =
data output sequencer t::type id::create("m sequencer", this);
  end
  // You can insert code here by setting agent append to build phase in
file data output.tpl
endfunction : build phase
function void data output agent::connect phase (uvm phase phase);
  if (m config.vif == null)
    `uvm warning(get type name(), "data output virtual interface is not
set!")
  m monitor.vif = m config.vif;
  m monitor.analysis port.connect(analysis port);
  if (get is active() == UVM ACTIVE)
 begin
   m driver.seg item port.connect(m sequencer.seg item export);
   m driver.vif = m config.vif;
  end
  // You can insert code here by setting agent append to connect phase
in file data output.tpl
endfunction : connect phase
function uvm active passive enum data output agent::get is active();
  if (m is active == -1)
 begin
    if (uvm config db#(uvm bitstream t)::get(this, "", "is active",
m is active))
   begin
      if (m is active != m config.is active)
       `uvm warning(get type name(), "is active field in config db
conflicts with config object")
   end
    else
```

```
OpenCores
```

```
m_is_active = m_config.is_active;
  end
return uvm_active_passive_enum'(m_is_active);
endfunction : get_is_active
```



## data\_output\_config.sv

```
class data output config extends uvm object;
 // Do not register config class with the factory
 virtual data output if
 uvm active passive enum is active = UVM ACTIVE;
 bit
                           coverage enable;
 bit
                           checks enable;
 // You can insert variables here by setting config var in file
data output.tpl
 // You can remove new by setting
agent config generate methods inside class = no in file data output.tpl
 extern function new(string name = "");
 // You can insert code here by setting agent config inc inside class
in file data output.tpl
endclass : data output config
// You can remove new by setting
agent config generate methods after class = no in file data output.tpl
function data_output config::new(string name = "");
  super.new(name);
endfunction : new
```



#### data\_output\_coverage.sv

```
class data output coverage extends uvm subscriber #(output tx);
  `uvm component utils (data output coverage)
 data output config m config;
 bit
                    m is covered;
                     m item;
 output tx
 // You can replace covergroup m cov by setting agent cover inc in file
data output.tpl
 // or remove covergroup m cov by setting
agent cover generate methods inside class = no in file data output.tpl
 covergroup m cov;
    option.per instance = 1;
    // You may insert additional coverpoints here ...
   cp data: coverpoint m item.data;
    // Add bins here if required
 endgroup
  // You can remove new, write, and report phase by setting
agent cover generate methods inside class = no in file data output.tpl
 extern function new(string name, uvm component parent);
 extern function void write(input output tx t);
 extern function void build phase(uvm phase phase);
 extern function void report phase (uvm phase phase);
 // You can insert code here by setting agent cover inc inside class in
file data output.tpl
endclass : data output coverage
// You can remove new, write, and report phase by setting
agent cover generate methods after class = no in file data output.tpl
function data output coverage::new(string name, uvm component parent);
 super.new(name, parent);
 m is covered = 0;
 m cov = new();
endfunction : new
function void data output coverage::write(input output tx t);
 m item = t;
 if (m config.coverage enable)
 begin
   m cov.sample();
   // Check coverage - could use m cov.option.goal instead of 100 if
your simulator supports it
```



#### data\_output\_driver.sv

```
class data output driver extends uvm driver #(output tx);
  `uvm component utils (data output driver)
 virtual data output if vif;
 extern function new(string name, uvm component parent);
 // Start of inlined include file
generated tb/tb/include/data output driver inc inside class.sv
 extern task run phase(uvm phase phase);
      // End of inlined include file
endclass : data output driver
function data output driver::new(string name, uvm component parent);
  super.new(name, parent);
endfunction : new
// Start of inlined include file
generated tb/tb/include/data output driver inc after class.sv
task data output driver::run phase(uvm phase phase);
  `uvm info(get type name(), "run phase", UVM HIGH)
  forever @(posedge vif.clk)
    seq item port.get next item(req);
   phase.raise objection(this);
   vif.ready <= 1;</pre>
   wait (vif.reset == 1);
    fork
      begin
       repeat (10) @(posedge vif.clk);
       phase.drop_objection(this);
      end
    join none
    seq item port.item done();
endtask : run phase
```

## data\_output\_if.sv



#### data\_output\_monitor.sv

```
class data output monitor extends uvm monitor;
  `uvm component utils(data output monitor)
 virtual data output if vif;
 uvm analysis port #(output tx) analysis port;
  output tx m trans;
 extern function new(string name, uvm component parent);
 // Methods build phase, run phase, and do mon generated by setting
monitor inc in file data output.tpl
 extern function void build phase(uvm phase phase);
 extern task run phase(uvm phase phase);
 extern task do mon();
 // You can insert code here by setting monitor inc inside class in
file data output.tpl
endclass : data output monitor
function data output monitor::new(string name, uvm component parent);
 super.new(name, parent);
 analysis port = new("analysis port", this);
endfunction : new
function void data output monitor::build phase (uvm phase phase);
endfunction : build phase
task data output monitor::run phase (uvm phase phase);
 `uvm info(get type name(), "run phase", UVM HIGH)
 m trans = output tx::type id::create("m trans");
 do mon();
endtask : run phase
// Start of inlined include file
generated tb/tb/include/data output do mon.sv
task data_output monitor::do mon;
  forever @(posedge vif.clk)
 begin
   wait (vif.reset == 1);
   if (vif.valid && vif.ready)
     m trans.data = vif.data;
     analysis port.write(m trans);
```

```
OpenCores
```

```
`uvm_info(get_type_name(), $sformatf("Output data =
%0d",m_trans.data), UVM_HIGH)
    end
end
endtask
```



#### data\_output\_output\_tx.sv

```
class output tx extends uvm sequence item;
  `uvm object utils (output tx)
  // To include variables in copy, compare, print, record, pack, unpack,
and compare2string, define them using trans var in file data output.tpl
  // To exclude variables from compare, pack, and unpack methods, define
them using trans meta in file data output.tpl
  // Transaction variables
  rand logic [15:0] data;
  extern function new(string name = "");
  // You can remove do copy/compare/print/record and convert2string
method by setting trans generate methods inside class = no in file
data output.tpl
  extern function void do copy(uvm object rhs);
  extern function bit do compare (uvm object rhs, uvm comparer
  extern function void do print(uvm printer printer);
  extern function void do record(uvm recorder recorder);
  extern function void do pack(uvm packer packer);
  extern function void do unpack(uvm packer packer);
  extern function string convert2string();
  // You can insert code here by setting trans inc inside class in file
data output.tpl
endclass : output tx
function output tx::new(string name = "");
  super.new(name);
endfunction : new
// You can remove do copy/compare/print/record and convert2string method
by setting trans generate methods after class = no in file
data output.tpl
function void output tx::do copy(uvm object rhs);
  output tx rhs ;
  if (!$cast(rhs_, rhs))
    `uvm fatal(get type name(), "Cast of rhs object failed")
  super.do copy(rhs);
  data = rhs .data;
endfunction : do copy
function bit output tx::do compare (uvm object rhs, uvm comparer
comparer);
```

```
bit result;
 output tx rhs ;
 if (!$cast(rhs_, rhs))
    `uvm fatal(get type name(), "Cast of rhs object failed")
  result = super.do compare(rhs, comparer);
  result &= comparer.compare field("data", data, rhs .data,
$bits(data));
 return result;
endfunction : do compare
function void output tx::do print(uvm printer printer);
 if (printer.knobs.sprint == 0)
    `uvm_info(get_type_name(), convert2string(), UVM_MEDIUM)
 else
   printer.m string = convert2string();
endfunction : do_print
function void output tx::do record(uvm recorder recorder);
  super.do record(recorder);
  // Use the record macros to record the item fields:
  `uvm record field("data", data)
endfunction : do record
function void output tx::do pack(uvm packer packer);
  super.do pack(packer);
  `uvm pack int(data)
endfunction : do pack
function void output tx::do unpack(uvm packer packer);
  super.do unpack(packer);
  `uvm unpack int(data)
endfunction : do unpack
function string output tx::convert2string();
 $sformat(s, "%s\n", super.convert2string());
  sformat(s, {"}sn",
   "data = 'h%0h 'd%0d\n"},
   get full name(), data, data);
  return s;
endfunction : convert2string
```

## data\_output\_pkg.sv

```
package data_output_pkg;
    include "uvm_macros.svh"

import uvm_pkg::*;

    include "data_output_output_tx.sv"
    include "data_output_config.sv"
    include "data_output_driver.sv"
    include "data_output_monitor.sv"
    include "data_output_sequencer.sv"
    include "data_output_coverage.sv"
    include "data_output_agent.sv"
    include "data_output_seq_lib.sv"

endpackage : data_output_pkg
```



## data\_output\_seq\_lib.sv

```
class data output default seq extends uvm sequence #(output tx);
  `uvm object utils (data output default seq)
  extern function new(string name = "");
  extern task body();
`ifndef UVM POST VERSION 1 1
 // Functions to support UVM 1.2 objection API in UVM 1.1
 extern function uvm phase get starting phase();
  extern function void set starting phase (uvm phase phase);
`endif
endclass : data output default seq
function data output default seq::new(string name = "");
  super.new(name);
endfunction : new
task data output default seq::body();
  `uvm info(get type name(), "Default sequence starting", UVM HIGH)
  req = output tx::type id::create("req");
  start item(req);
  if (!req.randomize())
    `uvm error(get type name(), "Failed to randomize transaction")
  finish item(req);
  `uvm info(get type name(), "Default sequence completed", UVM HIGH)
endtask : body
`ifndef UVM POST VERSION 1 1
function uvm phase data output default seq::get starting phase();
  return starting phase;
endfunction: get starting phase
function void data output default seq::set starting phase (uvm phase
phase);
  starting phase = phase;
endfunction: set starting phase
```

## data\_output\_sequencer.sv

```
// Sequencer class is specialization of uvm_sequencer
typedef uvm_sequencer #(output_tx) data_output_sequencer_t;
```



# 10

## include

## data\_input\_cover\_inc.sv

```
covergroup m_cov;
  option.per_instance = 1;

cp_data: coverpoint m_item.data {
    bins data_values[] = {[0:127]};
  }
endgroup
```

## data\_input\_do\_mon.sv

```
task data_input_monitor::do_mon;
  forever @(posedge vif.clk)
  begin
    wait (vif.reset == 1);
    if (vif.valid && vif.ready)
    begin
        m_trans.data = vif.data;
        analysis_port.write(m_trans);
        `uvm_info(get_type_name(), $sformatf("Input data = %0d",
        m_trans.data), UVM_HIGH)
    end
  end
end
end
endtask
```

## data\_input\_driver\_inc\_after\_class.sv

```
task data_input_driver::run_phase(uvm_phase phase);
  `uvm_info(get_type_name(), "run_phase", UVM_HIGH)
  forever @(posedge vif.clk)
 begin
    seq item port.get next item(req);
   phase.raise objection(this);
   wait (vif.reset == 1);
   vif.data <= req.data;</pre>
   vif.valid <= 1;</pre>
   vif.last <= 0;</pre>
   wait (vif.ready == 1);
    fork
      begin
        repeat (10) @(posedge vif.clk);
        phase.drop objection(this);
    join none
    seq_item_port.item_done();
endtask : run phase
```

## data\_input\_driver\_inc\_inside\_class.sv

extern task run\_phase(uvm\_phase phase);



## data\_output\_do\_mon.sv

```
task data_output_monitor::do_mon;
  forever @ (posedge vif.clk)
begin
    wait (vif.reset == 1);
    if (vif.valid && vif.ready)
    begin
        m_trans.data = vif.data;
        analysis_port.write(m_trans);
        `uvm_info(get_type_name(), $sformatf("Output data = %0d",m_trans.data), UVM_HIGH)
        end
  end
end
endtask
```



## data\_output\_driver\_inc\_after\_class.sv

```
task data_output_driver::run_phase(uvm_phase phase);
  `uvm_info(get_type_name(), "run_phase", UVM_HIGH)
  forever @(posedge vif.clk)
 begin
    seq item port.get next item(req);
   phase.raise objection(this);
   vif.ready <= 1;</pre>
   wait (vif.reset == 1);
   fork
     begin
        repeat (10) @(posedge vif.clk);
        phase.drop objection(this);
      end
    join none
    seq_item_port.item_done();
 end
endtask : run_phase
```

## data\_output\_driver\_inc\_inside\_class.sv

extern task run\_phase(uvm\_phase phase);



#### reference\_inc\_after\_class.sv

```
function void reference::write_reference_0(input_tx t);
  send(t);
endfunction
function void reference::send(input tx t);
 output tx tx;
 tx = output tx::type id::create("tx");
 if (init flag == 1)
   begin
      init flag = 0;
      foreach(tx_save[j])
       tx save[j] = 0;
  if (save pnt == 5)
   save pnt = 0;
 else
 save pnt++;
 tx_save[save_pnt] = t.data;
 tx.data = tx_save[0] + tx_save[1] + tx_save[2] + tx_save[3] +
tx save[4] + tx save[5];
 analysis port 0.write(tx);
  `uvm info(get type name(), $sformatf("Reference Model save pnt = %0d,
data = %0d", save pnt, tx.data), UVM HIGH)
endfunction
```

## reference\_inc\_inside\_class.sv

```
extern function void send(input_tx t);
int save_pnt = 5;
logic [15:0] tx_save [0:5];
int init_flag = 1;
```

# Index

- 1. OpenCores LPFFIR project SVN repository: <a href="https://opencores.org/projects/lpffir">https://opencores.org/projects/lpffir</a>
- 2. Doulos. *Easier UVM*. Retrieved from https://www.doulos.com/knowhow/sysverilog/uvm/easier/
- 3. EDA Playground LPFFIR project UVM simulations <a href="https://www.edaplayground.com/x/4RFv">https://www.edaplayground.com/x/4RFv</a>
- 4. ARM publications (2010). AMBA 4 AXI4-Stream Protocol Specification Version 1.0 (ARM IHI 0051)