

## Ripple Carry Adder Easier UVM

Author: Vladimir Armstrong vladimirarmstrong@opencores.org

Rev. 1.1 April 14, 2019



This page has been intentionally left blank.



#### **Revision History**

Rev.	Date	Author	Description
1.0	03/19/19	Vladimir Armstrong	First Draft
1.1	4/13/19	Vladimir Armstrong	Added UVM testbench source files



## **Contents**

INTRODUCTION		
UVM ARCHITECTURE SPECIFICATIONS	2	
UVM CODE GENERATOR	3	
TEMPLET FILES	4	
INCLUDE FILE: RCA.TPL  DRIVER FILE: RCA_DRIVER_INC.SV  MONITOR FILE: RCA_MONITOR_INC.SV  PIN LIST FILE: PINLIST  COMMON TEMPLET FILE: COMMON.TPL.  DUT FILE: DESIGN.SV		
UVM TESTBENCH	7	
TOP_TB	9	
TOP_TB.SVTOP_TH.SV		
TOP_TEST	12	
TOP_TEST_PKG.SV TOP_TEST.SV		
TOP	14	
TOP_CONFIG.SV  TOP_ENV.SV  TOP_PKG.SV  TOP_SEQ_LIB.SV		
RCA	22	
RCA_AGENT.SV  RCA_CONFIG.SV  RCA_DRIVER.SV  RCA_IF.SV  RCA_MONITOR.SV  RCA_PKG.SV  RCA_SEQ_LIB.SV  RCA_SEQUENCER.SV  RCA_TRANS.SV		
INCLUDE		
RCA_DRIVER_INC.SVRCA_MONITOR_INC.SV		
APPENDIX A	40	

INDEX......41



### Introduction

This document describes the verification of Ripple Carry Adder RTL module [2] by using a minimal of Easier UVM Code Generator [1] to keep it simple. The verification flow has 4 basic steps and is shown in Figure 1; starting with UVM architecture specifications Figure 2 from which a templet files [4] are created which are used as input to Perl script Figure 3 which outputs System Verilog UVM testbench Figure 4.




Figure 1 Easier UVM verification flow.



## UVM Architecture Specifications

The UVM architecture is specified in Figure 2, to keep it simple Scoreboard or Reference Model is not used.




Figure 2 UVM architecture specifications.



## **UVM Code Generator**

The Easier UVM Code Generator Perl script inputs 6 templet files [4] and outputs UVM testbench is shown in Figure 3.




Figure 3 Easier UVM Code Generator.



## **Templet Files**

#### Include File: rca.tpl

```
# Agent
agent name = rca
# Transaction
trans item = trans
trans var = rand logic [15:0] input1;
trans var = rand logic [15:0] input2;
trans var = rand logic carryinput;
trans var = logic carryoutput;
trans var = logic [15:0] sum;
# Constraint
trans_var = constraint c_addr_a { 0 <= input1; input1 < 5; }</pre>
trans var = constraint c addr b { 0 <= input2; input2 < 5; }</pre>
# UVM Interface
if port = logic [15:0] a;
if port = logic [15:0] b;
if port = logic ci;
if port = logic co;
if port = logic [15:0] s;
if port = logic clk;
# Test Clock
if clock = clk
# Driver and Monitor pointer
driver inc = rca driver inc.sv inline
monitor inc = rca monitor inc.sv inline
```



#### Driver File: rca\_driver\_inc.sv

```
task rca_driver::do_drive();
  vif.a <= req.input1;
  vif.b <= req.input2;
  vif.ci <= req.carryinput;
  @(posedge vif.clk);
endtask</pre>
```

#### Monitor File: rca monitor inc.sv

```
task rca_monitor::do_mon;
  forever @ (posedge vif.clk)
    begin
        m_trans.input1 = vif.a;
        m_trans.input2 = vif.b;
        m_trans.carryinput = vif.ci;
        m_trans.carryoutput = vif.co;
        m_trans.sum = vif.s;
        analysis_port.write(m_trans);
        `uvm_info(get_type_name(),$sformatf("a(%0d) + b(%0d) + ci(%0d) = co(%0d) and s(%0d)", vif.a, vif.b, vif.ci, vif.co, vif.s), UVM_MEDIUM);
    end
endtask
```

#### Pin List File: pinlist

```
!rca_if
a a
b b
ci ci
co co
s s
```

#### Common Templet File: common.tpl

```
dut_top = rca
top_default_seq_count = 8
```



#### DUT File: design.sv

```
module rca(
           input [15:0]
                               a,
           input [15:0]
                               b,
           input
                               ci, // Carry Input
           output logic
                               co, // Carry Output
           output logic [15:0] s // Sum
           );
   logic
                               a0,a1,a2,a3,a4,a5,a6,a7;
   logic
                               a8,a9,a10,a11,a12,a13,a14,a15;
   logic
                               b0,b1,b2,b3,b4,b5,b6,b7;
   logic
                               b8,b9,b10,b11,b12,b13,b14,b15;
   logic
                               c0,c1,c2,c3,c4,c5,c6,c7;
   logic
                               c8,c9,c10,c11,c12,c13,c14;
   logic
                               s0,s1,s2,s3,s4,s5,s6,s7;
   logic
                               s8,s9,s10,s11,s12,s13,s14,s15;
   assign a0 = a[0], a1 = a[1], a2 = a[2], a3 = a[3];
   assign a4 = a[4], a5 = a[5], a6 = a[6], a7 = a[7];
   assign a8 = a[8], a9 = a[9], a10 = a[10];
   assign all = a[11], all = a[12], all = a[13];
   assign a14 = a[14], a15 = a[15];
   assign b0 = b[0], b1 = b[1], b2 = b[2], b3 = b[3];
   assign b4 = b[4], b5 = b[5], b6 = b[6], b7 = b[7];
   assign b8 = b[8], b9 = b[9], b10 = b[10], b11 = b[11];
   assign b12 = b[12], b13 = b[13], b14 = b[14], b15 = b[15];
   assign s[0] = s0, s[1] = s1, s[2] = s2, s[3] = s3;
   assign s[4] = s4, s[5] = s5, s[6] = s6, s[7] = s7;
   assign s[8] = s8, s[9] = s9, s[10] = s10, s[11] = s11;
   assign s[12] = s12, s[13] = s13, s[14] = s14, s[15] = s15;
   fa fa inst0(.a(a0),.b(b0),.ci(ci),.co(c0),.s(s0));
   fa fa instl(.a(a1),.b(b1),.ci(c0),.co(c1),.s(s1));
   fa fa inst2(.a(a2),.b(b2),.ci(c1),.co(c2),.s(s2));
   fa fa inst3(.a(a3),.b(b3),.ci(c2),.co(c3),.s(s3));
   fa fa_inst4(.a(a4),.b(b4),.ci(c3),.co(c4),.s(s4));
   fa fa inst5(.a(a5),.b(b5),.ci(c4),.co(c5),.s(s5));
   fa fa inst6(.a(a6),.b(b6),.ci(c5),.co(c6),.s(s6));
   fa fa inst7(.a(a7),.b(b7),.ci(c6),.co(c7),.s(s7));
   fa fa inst8(.a(a8),.b(b8),.ci(c7),.co(c8),.s(s8));
   fa fa inst9(.a(a9),.b(b9),.ci(c8),.co(c9),.s(s9));
   fa fa inst10(.a(a10),.b(b10),.ci(c9),.co(c10),.s(s10));
   fa fa instl1(.a(a11),.b(b11),.ci(c10),.co(c11),.s(s11));
   fa fa inst12(.a(a12),.b(b12),.ci(c11),.co(c12),.s(s12));
   fa fa inst13(.a(a13),.b(b13),.ci(c12),.co(c13),.s(s13));
   fa fa inst14(.a(a14),.b(b14),.ci(c13),.co(c14),.s(s14));
   fa fa inst15(.a(a15),.b(b15),.ci(c14),.co(co),.s(s15));
```

endmodule



## **UVM Testbench**

Name	Туре	Size	Value
uvm test top	top test	_	0344
m env	top env	-	@357
m rca agent	rca agent	-	@373
analysis port	uvm analysis port	-	@382
m driver	rca driver	-	@432
rsp port	uvm analysis port	-	@451
seq item port	uvm seq item pull port	-	@441
m monitor	rca monitor	-	@412
analysis port	uvm analysis port	-	@421
m_sequencer	uvm_sequencer	-	0461
rsp_export	uvm_analysis_export	-	@470
seq_item_export	uvm_seq_item_pull_imp	-	@588
arbitration_queue	array	0	_
lock_queue	array	0	_
num_last_reqs	integral	32	'd1
num_last_rsps	integral	32	'd1
m_rca_coverage	rca_coverage	-	@392
analysis_imp	uvm_analysis_imp	_ 	0401

Figure 4 UVM testbench summary




Figure 5 UVM testbench directory structure



# 6 top\_tb

#### top\_tb.sv

```
module top tb;
  timeunit
             1ns;
  timeprecision 1ps;
  `include "uvm macros.svh"
  import uvm pkg::*;
  import top test pkg::*;
  import top pkg::top config;
  // Configuration object for top-level environment
  top config top env config;
  // Test harness
  top_th th();
  // You can insert code here by setting tb inc inside module in file
common.tpl
  // You can remove the initial block below by setting
tb generate run test = no in file common.tpl
  initial
 begin
   // You can insert code here by setting tb prepend to initial in file
common.tpl
    // Create and populate top-level configuration object
    top env config = new("top env config");
    if ( !top env config.randomize() )
      `uvm error("top tb", "Failed to randomize top-level configuration
object" )
    top env config.rca vif
                                     = th.rca if 0;
    top env config.is active rca
                                    = UVM ACTIVE;
```



endmodule

```
top_env_config.checks_enable_rca = 1;
top_env_config.coverage_enable_rca = 1;

uvm_config_db #(top_config)::set(null, "uvm_test_top", "config",
top_env_config);
   uvm_config_db #(top_config)::set(null, "uvm_test_top.m_env",
"config", top_env_config);

// You can insert code here by setting tb_inc_before_run_test in
file common.tpl

run_test();
end
```



#### top\_th.sv

```
module top th;
  timeunit
             1ns;
  timeprecision 1ps;
  // You can remove clock and reset below by setting
th generate clock and reset = no in file common.tpl
  // Example clock and reset declarations
  logic clock = 0;
  logic reset;
  // Example clock generator process
  always #10 clock = ~clock;
  // Example reset generator process
  initial
 begin
                     // Active low reset in this example
    reset = 0;
    #75 reset = 1;
  end
  assign rca if 0.clk = clock;
  // You can insert code here by setting th inc inside module in file
common.tpl
  // Pin-level interfaces connected to DUT
  // You can remove interface instances by setting
generate interface instance = no in the interface template file
  rca if rca if 0 ();
  rca uut (
    .a (rca_if_0.a),
    .b (rca_if_0.b),
.ci(rca_if_0.ci),
    .co(rca_if_0.co),
    .s (rca_if_0.s)
  );
```

endmodule



## top\_test

#### top\_test\_pkg.sv

```
package top_test_pkg;
   `include "uvm_macros.svh"
   import uvm_pkg::*;
   import rca_pkg::*;
   import top_pkg::*;
   `include "top_test.sv"
endpackage : top_test_pkg
```



#### top\_test.sv

```
// You can insert code here by setting test inc before class in file
common.tpl
class top test extends uvm test;
  `uvm component utils(top test)
  top env m env;
  extern function new(string name, uvm component parent);
  // You can remove build phase method by setting
test generate methods inside class = no in file common.tpl
  extern function void build phase(uvm phase phase);
  // You can insert code here by setting test inc inside class in file
common.tpl
endclass : top test
function top test::new(string name, uvm component parent);
  super.new(name, parent);
endfunction : new
// You can remove build phase method by setting
test generate methods after class = no in file common.tpl
function void top test::build phase (uvm phase phase);
 // You can insert code here by setting test prepend to build phase in
file common.tpl
 // You could modify any test-specific configuration object variables
here
 m env = top env::type id::create("m env", this);
 // You can insert code here by setting test append to build phase in
file common.tpl
endfunction : build phase
// You can insert code here by setting test inc after class in file
common.tpl
```



## top

#### top\_config.sv

```
// You can insert code here by setting top env config inc before class
in file common.tpl
class top config extends uvm object;
 // Do not register config class with the factory
 virtual rca if
                          rca vif;
 uvm active passive enum is active rca
                                             = UVM ACTIVE;
 bit
                           checks enable rca;
                           coverage enable rca;
 bit
 // You can insert variables here by setting config var in file
common.tpl
 // You can remove new by setting
top_env_config_generate_methods_inside_class = no in file common.tpl
 extern function new(string name = "");
 // You can insert code here by setting top env config inc inside class
in file common.tpl
endclass : top config
// You can remove new by setting
top env config generate methods after class = no in file common.tpl
function top config::new(string name = "");
  super.new(name);
 // You can insert code here by setting top env config append to new in
file common.tpl
endfunction : new
```



// You can insert code here by setting top\_env\_config\_inc\_after\_class in file common.tpl



#### top\_env.sv

```
// You can insert code here by setting top env inc before class in file
common.tpl
class top env extends uvm env;
  `uvm component utils(top env)
 extern function new(string name, uvm component parent);
 // Child agents
 rca config    m rca config;
 rca agent
             m rca agent;
 rca coverage m rca coverage;
 top config m config;
 // You can remove build/connect/run phase by setting
top env generate methods inside class = no in file common.tpl
 extern function void build phase(uvm phase phase);
 extern function void connect phase(uvm phase phase);
 extern function void end of elaboration phase (uvm phase phase);
 extern task
                      run phase (uvm phase phase);
 // You can insert code here by setting top env inc inside class in
file common.tpl
endclass : top env
function top env::new(string name, uvm component parent);
 super.new(name, parent);
endfunction : new
// You can remove build/connect/run phase by setting
top env generate methods after class = no in file common.tpl
function void top_env::build_phase(uvm_phase phase);
  `uvm info(get type name(), "In build phase", UVM HIGH)
 // You can insert code here by setting top env prepend to build phase
in file common.tpl
 if (!uvm config db #(top config)::get(this, "", "config", m config))
    `uvm error(get type name(), "Unable to get top config")
                            = new("m rca config");
 m rca config
 m_rca_config.vif
                            = m config.rca vif;
 m rca config.coverage enable = m config.coverage enable rca;
```



```
// You can insert code here by setting agent copy config vars in file
rca.tpl
 uvm confiq db #(rca confiq)::set(this, "m rca agent", "confiq",
m rca config);
  if (m rca config.is active == UVM ACTIVE )
   uvm config db #(rca config)::set(this, "m rca agent.m sequencer",
"config", m rca config);
 uvm config db #(rca config)::set(this, "m rca coverage", "config",
m rca config);
 m rca agent = rca agent ::type id::create("m rca agent", this);
 m rca coverage = rca coverage::type id::create("m rca coverage",
this);
 // You can insert code here by setting top env append to build phase
in file common.tpl
endfunction : build phase
function void top env::connect phase (uvm phase phase);
  `uvm info(get type name(), "In connect phase", UVM HIGH)
 m rca agent.analysis port.connect(m rca coverage.analysis export);
  // You can insert code here by setting top env append to connect phase
in file common.tpl
endfunction : connect phase
// You can remove end of elaboration phase by setting
top env generate end of elaboration = no in file common.tpl
function void top env::end of elaboration phase (uvm phase phase);
 uvm factory factory = uvm factory::get();
  `uvm info(get type name(), "Information printed from
top env::end of elaboration phase method", UVM MEDIUM)
  `uvm info(get type name(), $sformatf("Verbosity threshold is %d",
get_report_verbosity_level()), UVM_MEDIUM)
 uvm top.print topology();
  factory.print();
endfunction : end of elaboration phase
// You can remove run phase by setting top env generate run phase = no
in file common.tpl
task top env::run phase (uvm phase phase);
 top default seq vseq;
 vseq = top default seq::type id::create("vseq");
 vseq.set item context(null, null);
 if ( !vseq.randomize() )
```



```
`uvm_fatal(get_type_name(), "Failed to randomize virtual sequence")
    vseq.m_rca_agent = m_rca_agent;
    vseq.set_starting_phase(phase);
    vseq.start(null);

    // You can insert code here by setting top_env_append_to_run_phase in
    file common.tpl

endtask : run_phase

// You can insert code here by setting top_env_inc_after_class in file
    common.tpl
```



#### top\_pkg.sv

```
package top_pkg;
   `include "uvm_macros.svh"
   import uvm_pkg::*;
   import rca_pkg::*;
   `include "top_config.sv"
   `include "top_seq_lib.sv"
   `include "top_env.sv"
endpackage : top pkg
```



#### top\_seq\_lib.sv

```
class top default seq extends uvm sequence #(uvm sequence item);
  `uvm object utils(top default seq)
  rca agent m rca agent;
  // Number of times to repeat child sequences
 int m seq count = 8;
 extern function new(string name = "");
 extern task body();
 extern task pre start();
 extern task post start();
`ifndef UVM POST VERSION 1 1
 // Functions to support UVM 1.2 objection API in UVM 1.1
 extern function uvm phase get starting phase();
 extern function void set starting phase(uvm phase phase);
`endif
endclass : top default seq
function top default seq::new(string name = "");
  super.new(name);
endfunction : new
task top default seq::body();
  `uvm info(get type name(), "Default sequence starting", UVM HIGH)
  repeat (m seq count)
 begin
    fork
      if (m rca agent.m config.is active == UVM ACTIVE)
       rca default seq seq;
        seq = rca_default_seq::type_id::create("seq");
        seq.set_item_context(this, m_rca_agent.m_sequencer);
        if (!seq.randomize())
          `uvm error(get type name(), "Failed to randomize sequence")
       seq.set starting phase( get starting phase() );
        seq.start(m rca agent.m sequencer, this);
      end
    join
  end
  `uvm info(get type name(), "Default sequence completed", UVM HIGH)
endtask : body
task top default seq::pre start();
```



```
uvm_phase phase = get_starting_phase();
  if (phase != null)
   phase.raise objection(this);
endtask: pre start
task top_default_seq::post_start();
 uvm phase phase = get starting phase();
  if (phase != null)
   phase.drop objection(this);
endtask: post start
`ifndef UVM_POST_VERSION_1_1
function uvm_phase top_default_seq::get_starting_phase();
  return starting phase;
endfunction: get_starting_phase
function void top default seq::set starting phase (uvm phase phase);
 starting phase = phase;
endfunction: set starting phase
`endif
// You can insert code here by setting top_seq_inc in file common.tpl
```



#### rca

#### rca\_agent.sv

```
// You can insert code here by setting agent inc before class in file
class rca agent extends uvm agent;
  `uvm component utils (rca agent)
 uvm analysis port #(trans) analysis port;
                 m config;
 rca config
 rca sequencer t m sequencer;
                  m driver;
  rca driver
  rca monitor
                  m monitor;
  local int m is active = -1;
 extern function new(string name, uvm_component parent);
  // You can remove build/connect phase and get is active by setting
agent generate methods inside class = no in file rca.tpl
 extern function void build phase(uvm phase phase);
 extern function void connect phase(uvm phase phase);
 extern function uvm active passive enum get is active();
 // You can insert code here by setting agent inc inside class in file
rca.tpl
endclass : rca agent
function rca agent::new(string name, uvm component parent);
  super.new(name, parent);
  analysis port = new("analysis port", this);
endfunction : new
```



```
// You can remove build/connect phase and get is active by setting
agent generate methods after class = no in file rca.tpl
function void rca agent::build phase (uvm phase phase);
  // You can insert code here by setting agent prepend to build phase in
file rca.tpl
  if (!uvm_config_db #(rca_config)::get(this, "", "config", m config))
    `uvm error(get type name(), "rca config not found")
 m monitor
              = rca monitor ::type id::create("m monitor", this);
  if (get is active() == UVM ACTIVE)
 begin
   m driver = rca driver
                              ::type id::create("m driver", this);
   m sequencer = rca sequencer t::type id::create("m sequencer", this);
  // You can insert code here by setting agent append to build phase in
file rca.tpl
endfunction : build phase
function void rca agent::connect phase (uvm phase phase);
  if (m config.vif == null)
    `uvm warning(get type name(), "rca virtual interface is not set!")
  m monitor.vif = m config.vif;
 m monitor.analysis port.connect(analysis port);
  if (get is active() == UVM ACTIVE)
   m driver.seq item port.connect(m sequencer.seq item export);
   m driver.vif = m config.vif;
  end
 // You can insert code here by setting agent append to connect phase
in file rca.tpl
endfunction : connect phase
function uvm active passive enum rca agent::get is active();
 if (m is active == -1)
 begin
   if (uvm config db#(uvm bitstream t)::get(this, "", "is active",
m is active))
   begin
     if (m is active != m config.is active)
       `uvm warning(get type name(), "is active field in config db
conflicts with config object")
   end
   else
     m is active = m config.is active;
  end
```



```
return uvm_active_passive_enum'(m_is_active);
endfunction : get_is_active

// You can insert code here by setting agent_inc_after_class in file rca.tpl
```



#### rca\_config.sv

```
// You can insert code here by setting agent config inc before class in
file rca.tpl
class rca config extends uvm object;
  // Do not register config class with the factory
 virtual rca if
                          vif;
  uvm active passive enum is active = UVM ACTIVE;
 bit
                           coverage enable;
                           checks enable;
 bit
 // You can insert variables here by setting config var in file rca.tpl
 // You can remove new by setting
agent config generate methods inside class = no in file rca.tpl
 extern function new(string name = "");
 // You can insert code here by setting agent config inc inside class
in file rca.tpl
endclass : rca config
// You can remove new by setting
agent config generate methods after class = no in file rca.tpl
function rca config::new(string name = "");
  super.new(name);
endfunction : new
// You can insert code here by setting agent config inc after class in
file rca.tpl
```



#### rca\_coverage.sv

```
// You can insert code here by setting agent cover inc before class in
file rca.tpl
class rca coverage extends uvm subscriber #(trans);
  `uvm component utils(rca coverage)
 rca config m config;
        m is covered;
 bit
           m item;
 trans
 // You can replace covergroup m cov by setting agent cover inc in file
 // or remove covergroup m cov by setting
agent cover generate methods inside class = no in file rca.tpl
  covergroup m cov;
    option.per_instance = 1;
    // You may insert additional coverpoints here ...
    cp input1: coverpoint m item.input1;
    // Add bins here if required
    cp input2: coverpoint m item.input2;
    // Add bins here if required
    cp carryinput: coverpoint m item.carryinput;
    // Add bins here if required
    cp carryoutput: coverpoint m item.carryoutput;
    // Add bins here if required
   cp sum: coverpoint m item.sum;
    // Add bins here if required
 endgroup
  // You can remove new, write, and report_phase by setting
agent cover generate methods inside class = no in file rca.tpl
 extern function new(string name, uvm component parent);
 extern function void write(input trans t);
 extern function void build phase(uvm phase phase);
 extern function void report phase(uvm phase phase);
 // You can insert code here by setting agent_cover_inc_inside_class in
file rca.tpl
endclass : rca coverage
// You can remove new, write, and report phase by setting
agent_cover_generate_methods_after_class = no in file rca.tpl
```



```
function rca coverage::new(string name, uvm component parent);
  super.new(name, parent);
 m is covered = 0;
 m = cov = new();
endfunction : new
function void rca coverage::write(input trans t);
 m item = t;
 if (m config.coverage enable)
 begin
   m cov.sample();
   // Check coverage - could use m cov.option.goal instead of 100 if
your simulator supports it
    if (m cov.get inst coverage() >= 100) m is covered = 1;
  end
endfunction : write
function void rca coverage::build phase(uvm phase phase);
  if (!uvm_config_db #(rca_config)::get(this, "", "config", m config))
    `uvm error(get type name(), "rca config not found")
endfunction : build phase
function void rca coverage::report phase(uvm phase phase);
 if (m config.coverage enable)
    `uvm info(get type name(), $sformatf("Coverage score = %3.1f%%",
m cov.get inst coverage()), UVM MEDIUM)
    `uvm info(get type name(), "Coverage disabled for this agent",
UVM MEDIUM)
endfunction : report phase
// You can insert code here by setting agent cover inc after class in
file rca.tpl
```



#### rca driver.sv

```
// You can insert code here by setting driver inc before class in file
rca.tpl
class rca driver extends uvm driver #(trans);
  `uvm component utils(rca driver)
 virtual rca if vif;
 extern function new(string name, uvm component parent);
 // Methods run phase and do drive generated by setting driver inc in
file rca.tpl
 extern task run phase(uvm phase phase);
 extern task do drive();
 // You can insert code here by setting driver inc inside class in file
rca.tpl
endclass : rca driver
function rca driver::new(string name, uvm component parent);
  super.new(name, parent);
endfunction : new
task rca driver::run phase (uvm phase phase);
  `uvm info(get type name(), "run phase", UVM HIGH)
  forever
 begin
    seq item port.get next item(req);
      `uvm info(get type name(), {"req item\n",req.sprint}, UVM HIGH)
   do drive();
    seq item port.item done();
endtask : run phase
// Start of inlined include file
generated tb/tb/include/rca driver inc.sv
task rca driver::do drive();
 vif.a <= req.input1;</pre>
 vif.b <= req.input2;</pre>
 vif.ci <= req.carryinput;</pre>
 @(posedge vif.clk);
endtask// End of inlined include file
// You can insert code here by setting driver inc after class in file
rca.tpl
```



#### rca\_if.sv



#### rca monitor.sv

```
// You can insert code here by setting monitor inc before class in file
rca.tpl
class rca monitor extends uvm monitor;
  `uvm component utils(rca monitor)
 virtual rca if vif;
 uvm analysis port #(trans) analysis port;
 trans m trans;
 extern function new(string name, uvm component parent);
 // Methods build phase, run phase, and do mon generated by setting
monitor inc in file rca.tpl
 extern function void build phase(uvm phase phase);
 extern task run phase(uvm phase phase);
 extern task do mon();
 // You can insert code here by setting monitor inc inside class in
file rca.tpl
endclass : rca monitor
function rca monitor::new(string name, uvm component parent);
 super.new(name, parent);
 analysis port = new("analysis_port", this);
endfunction : new
function void rca monitor::build phase (uvm phase phase);
endfunction : build phase
task rca monitor::run phase (uvm phase phase);
  `uvm_info(get_type_name(), "run_phase", UVM_HIGH)
 m trans = trans::type id::create("m trans");
 do mon();
endtask : run phase
// Start of inlined include file
generated tb/tb/include/rca monitor inc.sv
task rca monitor::do mon;
  forever @(posedge vif.clk)
   begin
      m trans.input1 = vif.a;
     m trans.input2 = vif.b;
     m trans.carryinput = vif.ci;
```



```
m_trans.carryoutput = vif.co;
m_trans.sum = vif.s;
analysis_port.write(m_trans);
    `uvm_info(get_type_name(),$sformatf("a(%0d) + b(%0d) + ci(%0d) = co(%0d) and s(%0d)", vif.a, vif.b, vif.ci, vif.co, vif.s), UVM_MEDIUM);
end
endtask// End of inlined include file

// You can insert code here by setting monitor_inc_after_class in file rca.tpl
```



#### rca\_pkg.sv

```
package rca_pkg;
    include "uvm_macros.svh"

import uvm_pkg::*;

include "rca_trans.sv"
    include "rca_config.sv"
    include "rca_driver.sv"
    include "rca_monitor.sv"
    include "rca_sequencer.sv"
    include "rca_coverage.sv"
    include "rca_agent.sv"
    include "rca_seq_lib.sv"

endpackage : rca_pkg
```



#### rca\_seq\_lib.sv

```
class rca default seq extends uvm sequence #(trans);
  `uvm object utils (rca default seq)
  extern function new(string name = "");
  extern task body();
`ifndef UVM POST VERSION 1 1
 // Functions to support UVM 1.2 objection API in UVM 1.1
 extern function uvm phase get starting phase();
  extern function void set starting phase (uvm phase phase);
`endif
endclass : rca default seq
function rca default seq::new(string name = "");
  super.new(name);
endfunction : new
task rca default seq::body();
  `uvm info(get type name(), "Default sequence starting", UVM HIGH)
  req = trans::type id::create("req");
  start item(req);
  if (!req.randomize())
    `uvm_error(get_type_name(), "Failed to randomize transaction")
  finish item(req);
  `uvm info(get type name(), "Default sequence completed", UVM HIGH)
endtask : body
`ifndef UVM POST VERSION 1 1
function uvm_phase rca_default_seq::get_starting_phase();
  return starting phase;
endfunction: get_starting_phase
function void rca default seq::set starting phase (uvm phase phase);
 starting phase = phase;
endfunction: set starting phase
`endif
// You can insert code here by setting agent seg inc in file rca.tpl
```



#### rca\_sequencer.sv

// Sequencer class is specialization of uvm\_sequencer
typedef uvm\_sequencer #(trans) rca\_sequencer\_t;



#### rca trans.sv

```
// You can insert code here by setting trans inc before class in file
rca.tpl
class trans extends uvm sequence item;
  `uvm object utils(trans)
 // To include variables in copy, compare, print, record, pack, unpack,
and compare2string, define them using trans var in file rca.tpl
 // To exclude variables from compare, pack, and unpack methods, define
them using trans meta in file rca.tpl
 // Transaction variables
 rand logic [15:0] input1;
 rand logic [15:0] input2;
 rand logic carryinput;
  logic carryoutput;
  logic [15:0] sum;
  constraint c addr a { 0 <= input1; input1 < 5; }</pre>
 constraint c addr b { 0 <= input2; input2 < 5; }</pre>
 extern function new(string name = "");
 // You can remove do copy/compare/print/record and convert2string
method by setting trans generate methods inside class = no in file
rca.tpl
 extern function void do copy(uvm object rhs);
 extern function bit do compare (uvm object rhs, uvm comparer
comparer);
 extern function void do print(uvm printer printer);
 extern function void do record(uvm recorder recorder);
 extern function void do pack(uvm packer packer);
 extern function void do unpack(uvm packer packer);
 extern function string convert2string();
 // You can insert code here by setting trans inc inside class in file
rca.tpl
endclass : trans
function trans::new(string name = "");
  super.new(name);
endfunction : new
// You can remove do copy/compare/print/record and convert2string method
by setting trans generate methods after class = no in file rca.tpl
function void trans::do copy(uvm object rhs);
 trans rhs ;
 if (!$cast(rhs , rhs))
```



```
`uvm_fatal(get_type_name(), "Cast of rhs object failed")
  super.do copy(rhs);
  input1 = rhs_.input1;
input2 = rhs_.input2;
  carryinput = rhs .carryinput;
  carryoutput = rhs .carryoutput;
         = rhs .sum;
endfunction : do copy
function bit trans::do compare(uvm object rhs, uvm comparer comparer);
 bit result;
 trans rhs ;
  if (!$cast(rhs_, rhs))
  `uvm_fatal(get_type_name(), "Cast of rhs object failed")
result = super.do_compare(rhs, comparer);
  result &= comparer.compare field("input1", input1,
result &= comparer.compare field("input2", input2,
rhs .input2, $bits(input2));
 result &= comparer.compare field("carryinput", carryinput,
rhs .carryinput, $bits(carryinput));
 result &= comparer.compare field("carryoutput", carryoutput,
rhs .carryoutput, $bits(carryoutput));
 result &= comparer.compare field("sum", sum,
                                                                   rhs .sum,
$bits(sum));
  return result;
endfunction : do compare
function void trans::do print(uvm printer printer);
  if (printer.knobs.sprint == 0)
    `uvm info(get type name(), convert2string(), UVM MEDIUM)
    printer.m string = convert2string();
endfunction : do print
function void trans::do record(uvm recorder recorder);
  super.do record(recorder);
  // Use the record macros to record the item fields:
  `uvm_record_field("input1", input1)
`uvm_record_field("input2", input2)
  `uvm_record_field("carryinput", carryinput)
`uvm_record_field("carryoutput", carryoutput)
  `uvm record field("sum", sum)
endfunction : do record
function void trans::do pack(uvm packer packer);
  super.do pack(packer);
  `uvm pack int(input1)
  `uvm pack int(input2)
  `uvm pack int(carryinput)
  `uvm pack int(carryoutput)
  `uvm pack int(sum)
endfunction : do pack
```



```
function void trans::do unpack(uvm packer packer);
  super.do unpack(packer);
  `uvm unpack int(input1)
  `uvm unpack int(input2)
  `uvm unpack int(carryinput)
  `uvm unpack int (carryoutput)
  `uvm unpack int(sum)
endfunction : do unpack
function string trans::convert2string();
  string s;
  $sformat(s, "%s\n", super.convert2string());
  sformat(s, {"}sn",
    "input1 = 'h%0h 'd%0d\n",
"input2 = 'h%0h 'd%0d\n",
    "carryinput = 'h\%0h 'd%0d\n",
    "carryoutput = 'h%0h 'd%0d\n",
    "sum = 'h%0h 'd%0d\n"},
   get_full_name(), input1, input1, input2, input2, carryinput,
carryinput, carryoutput, carryoutput, sum, sum);
 return s;
endfunction : convert2string
// You can insert code here by setting trans inc after class in file
rca.tpl
```



## include

#### rca\_driver\_inc.sv

```
task rca_driver::do_drive();
  vif.a <= req.input1;
  vif.b <= req.input2;
  vif.ci <= req.carryinput;
  @(posedge vif.clk);
endtask</pre>
```



#### rca\_monitor\_inc.sv

```
task rca_monitor::do_mon;
  forever @ (posedge vif.clk)
    begin
        m_trans.input1 = vif.a;
        m_trans.input2 = vif.b;
        m_trans.carryinput = vif.ci;
        m_trans.carryoutput = vif.co;
        m_trans.sum = vif.s;
        analysis_port.write(m_trans);
        `uvm_info(get_type_name(),$sformatf("a(%0d) + b(%0d) + ci(%0d) = co(%0d) and s(%0d)", vif.a, vif.b, vif.ci, vif.co, vif.s), UVM_MEDIUM);
    end
endtask
```



## Appendix A

## **Simulation Results**

```
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 10000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(1) + b(0) + ci(0) =
co(0) and s(1)
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 30000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(4) + b(0) + ci(1) =
co(0) and s(5)
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 50000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(4) + b(4) + ci(0) =
co(0) and s(8)
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 70000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(3) + b(2) + ci(0) =
co(0) and s(5)
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 90000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(0) + b(4) + ci(0) =
co(0) and s(4)
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 110000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(4) + b(1) + ci(1) =
co(0) and s(6)
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 130000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(4) + b(4) + ci(0) =
co(0) and s(8)
UVM INFO ../tb/rca/sv/rca monitor.sv(71) @ 150000:
uvm test top.m env.m rca agent.m monitor [rca monitor] a(1) + b(1) + ci(1) =
co(0) and s(3)
```



## Index

- 1. Doulos. *Easier UVM*. Retrieved from https://www.doulos.com/knowhow/sysverilog/uvm/easier/
- 2. EDA Playground. *RCA UVM*. Retrieved from <a href="https://www.edaplayground.com/x/6HXS">https://www.edaplayground.com/x/6HXS</a>