

Why Do We Need A/D and D/A Conversion?

- □ Real world is analog, not digital.
 - Microcontroller must interface to real-world.
 - Efficient D/A and A/D are important.
 - □ Digital to analog is easy.
 - □ Analog to digital is harder.

Michigan lech

EE3170/CC/Lecture#14-PartIII

Digital-to-Analog & Analog-to-Digital

- □ D/A output is easy.
 - We output the digital value.
 - A low-pass (reconstruction) filter smoothes output.
- □ A/D input is harder.
 - We must represent an analog value by one of a set of digital values.

MichiganTech

EE3170/CC/Lecture#14-PartIII

What is the Basic A/D Procedure?

- □ **Goal**: Find a binary value proportional to an input voltage.
- □ Typical A/D Algorithm
 - Pass input voltage to analog voltage comparator.
 - Guess the number represented by the voltage.
 - Pass number to D/A converter to get assumed voltage.
 - Pass assumed voltage to other input of comparator.
 - If Comparator output = 0

Then the number guessed was correct (output it)

Else guess again

Michigan och


EE3170/CC/Lecture#14-PartIII


Analog-to-Digital Conversion

- Conversion Principles
 - Generate a Binary Number Proportional to a DC Voltage
 - □ Between Low and High Reference Voltages (Ratiometric)
 - V_{RL} => \$00
 - V_{RH} => \$FF
 - Converter Hardware
 - **Analog Comparator**
 - Controller
 - D/A Register
 - D/A Converter
 - **Auxiliary Hardware**
 - Multiplexer
 - Sample-and-Hold



EE3170/CC/Lecture#14-PartIII





Up Counter ☐ Simplest met

- □ Simplest method is an Up-counter
 - Done_Flag = 0
 - Number = 0
 - While difference ≠ 0
 □ Increment number
 - Done_Flag = 1
 - Output the Number
- □ Problem: may have to count to FF.
 - Worst-case time = 2ⁿ cycles where n is the number of bits.



EE3170/CC/Lecture#14-PartIII

Successive Approximation

- □ Classic binary search
- Best Worst-Case Time
 - Done_Flag = 0
 - Number = $2^N/2$
 - While difference ≠ 0
 - □ If Guess is too low


Then Number = Number + Number/2
Else Number = Number - Number/2


- Done Flag = 1
- Output the Number


Michigan Tech


11


EE3170/CC/Lecture#14-PartIII















ADCTL Register CCF — Conversion Complete Flag read-only status indicator set when all four A/D result registers hold valid conversions SCAN — Continuous Scan Control Bit 0-- the four requested conversions are performed once 1--conversions are performed continuously; registers updated as data becomes available. MULT — Multiple Channel/Single Channel Control Bit 0-- four consecutive conversions on a single channel specified. 1-- a conversion on each of four channels CD:CA — Channel Selects D:A Bits Refer to the Table. When a multiple channel mode is selected (MULT = 1), the two least significant channel select bits (CB and CA) have no meaning and the CD and CC bits specify which group of four channels is to be converted.

EE3170/CC/Lecture#14-PartIII

18

MichiganTech



Initiation and Activation

- □ A/D initializes with Power off
 - It uses lots of power.
 - To power-up, set **ADPU** bit of OPTION register @ \$1039
- Activation
 - Write a value to the ADCTL Register
 - Starts the A/D working.



EE3170/CC/Lecture#14-PartIII

21

Single and Multi-channel Modes

- □ A/D always scans 4 channels in sequence.
 - puts the 4 results into ADR1...ADR4 registers
 - Single-Channel Mode
 - □ just re-reads the same input pin 4 times
 - Multiple Channel Mode
 - reads 4 adjacent pins in rapid succession
 - reads either the high-order or low-order 4 pins
- □ **MULT** bit of ADCTL register selects mode.
- □ CC, CB, CA bits of ADCTL register select channel(s).



EE3170/CC/Lecture#14-PartIII

22

Continuous Scan Option

- □ Single-Scan Mode:
 - A/D scans its assigned 4 channels and stops
- □ Continuous Scan Mode
 - A/D continuously scans its assigned 4 channels.
 - ADR1 ... ADR4 always contain fresh data on the input voltages
 - No further program intervention required
- □ SCAN bit of ADCTL selects mode.



EE3170/CC/Lecture#14-PartIII

23

Some Details

- □ A/D can not cause an interrupt.
 - Conversion time is fixed (32 E-clock cycles).
 - Polling is convenient.
 - Exact time is known.
 - □ Program counts down.
- □ To power-up, set ADPU bit of OPTION register @ \$1039
- Activation
 - Write a value to the ADCTL Register.
 - □ Starts A/D working.



EE3170/CC/Lecture#14-PartIII

Analog-to-Digital Example

- Application
 - Read Analog value on channels AD0 and AD1.
 - Execute one block of code (BIG0) if AD0>AD1;
 - Execute a different block of code {BIG1} if AD1>AD0.

Michigan ech

EE3170/CC/Lecture#14-PartIII

