```
Memory access instructions
                               ; load 32-bit number at [Rn] to Rd
            Rd, [Rn]
             Rd, [Rn,#off] ; load 32-bit number at [Rn+off] to Rd Rd, =value ; set Rd equal to any 32-bit value (PC rel)
    LDR
    LDR
             Rd, [Rn]
    LDRH
                                ; load unsigned 16-bit at [Rn] to Rd
            Rd, [Rn, #off] ; load unsigned 16-bit at [Rn+off] to Rd
   LDRH
   LDRSH Rd, [Rn]
                                ; load signed 16-bit at [Rn] to Rd
   LDRSH Rd, [Rn, #off] ; load signed 16-bit at [Rn+off] to Rd
                               ; load unsigned 8-bit at [Rn] to Rd
    LDRB Rd, [Rn]
    LDRB Rd, [Rn, #off] ; load unsigned 8-bit at [Rn+off] to Rd
    LDRSB Rd, [Rn] ; load signed 8-bit at [Rn] to Rd
    LDRSB Rd, [Rn, #off] ; load signed 8-bit at [Rn+off] to Rd
    STR Rt, [Rn] ; store 32-bit Rt to [Rn]
            Rt, [Rn, #off] ; store 32-bit Rt to [Rn+off]
    STR
   STRH Rt, [Rn] ; store least sig. 16-bit Rt to [Rn] STRH Rt, [Rn,\#off] ; store least sig. 16-bit Rt to [Rn+off]
    STRB Rt, [Rn] ; store least sig. 8-bit Rt to [Rn] STRB Rt, [Rn,#off] ; store least sig. 8-bit Rt to [Rn+off]
                     ; push 32-bit Rt onto stack
; pop 32-bit number from stack into Rd
    PUSH
            {Rt}
    POP
             {Rd}
                               ; set Rd equal to the address at label
; set Rd equal to op2
; set Rd equal to im16, im16 is 0 to 65535
; set Rd equal to -op2
          Rd, label
   ADR
   MOV(S) Rd, <op2>
          Rd, #im16
   MVN(S) Rd, <op2>
Branch instructions
          label ; branch to label
                                                Always
   BEQ label ; branch if Z == 1 Equal
   BNE label ; branch if Z == 0 Not equal
   BCS label ; branch if C == 1 Higher or same, unsigned ≥
   BHS label ; branch if C == 1 Higher or same, unsigned ≥ BCC label ; branch if C == 0 Lower, unsigned <
   BLO label ; branch if C == 0 Lower, unsigned <
BMI label ; branch if N == 1 Negative
BPL label ; branch if N == 0 Positive or zero
BVS label ; branch if V == 1 Overflow
   BVS label ; branch if V == 1 Overflow

BVC label ; branch if V == 0 No overflow

BHI label ; branch if C==1 and Z==0 Higher, unsigned >

BLS label ; branch if C==0 or Z==1 Lower or same, unsigned ≤

BGE label ; branch if N == V Greater than or equal, signed ≥

BLT label ; branch if N != V Less than, signed <
   BGT label ; branch if Z==0 and N==V Greater than, signed >
   BLE label ; branch if Z==1 and N!=V Less than or equal, signed ≤
                   ; branch indirect to location specified by Rm
   BL
                  ; branch to subroutine at label
   BLX Rm ; branch to subroutine indirect specified by Rm
Interrupt instructions
    CPŠIE I
                                 ; enable interrupts (I=0)
    CPSID I
                                 ; disable interrupts (I=1)
Logical instructions
    AND(S) {Rd,} Rn, <op2> ; Rd=Rn&op2
                                                    (op2 is 32 bits)
   ORR{S} {Rd,} Rn, <op2> ; Rd=Rn|op2 (op2 is 32 bits)
EOR{S} {Rd,} Rn, <op2> ; Rd=Rn^op2 (op2 is 32 bits)
   EOR(S) {Rd,} Rn, <op2> ; Rd=Rn^op2
    BIC(S) {Rd,} Rn, <op2> ; Rd=Rn&(~op2) (op2 is 32 bits)
    ORN(S) {Rd,} Rn, <op2> ; Rd=Rn|(~op2) (op2 is 32 bits)
   LSR(S) Rd, Rm, Rs ; logical shift right Rd=Rm>>Rs (unsigned)
LSR(S) Rd, Rm, #n ; logical shift right Rd=Rm>>n (unsigned)
```

```
ASR(S) Rd, Rm, Rs
                        ; arithmetic shift right Rd=Rm>>Rs (signed)
  ASR(S) Rd, Rm, #n
                         ; arithmetic shift right Rd=Rm>>n (signed)
  LSL(S) Rd, Rm, Rs
                         ; shift left Rd=Rm<<Rs (signed, unsigned)
  LSL(S) Rd, Rm, #n
                         ; shift left Rd=Rm<<n (signed, unsigned)
Arithmetic instructions
  ADD\{S\} {Rd,} Rn, \langle op2 \rangle; Rd = Rn + op2
  ADD{S} {Rd,} Rn, \#im12 ; Rd = Rn + im12, im12 is 0 to 4095
   SUB{S} {Rd,} Rn, <op2> ; Rd = Rn - op2
  SUB{S} {Rd,} Rn, \#im12 ; Rd = Rn - im12, im12 is 0 to 4095
  RSB{S} {Rd,} Rn, <op2> ; Rd = op2 - Rn
  RSB{S} {Rd,} Rn, #im12; Rd = im12 - Rn
                         ; Rn - op2
  CMP
         Rn, <op2>
                                         sets the NZVC bits
         Rn, <op2>
                         ; Rn - (-op2)
  CMN
                                         sets the NZVC bits
                         ; Rd = Rn * Rm
  MUL(S) {Rd,} Rn, Rm
                                               signed or unsigned
         Rd, Rn, Rm, Ra ; Rd = Ra + Rn*Rm
                                              signed or unsigned
  MLA
         Rd, Rn, Rm, Ra; Rd = Ra - Rn*Rm
  MLS
                                              signed or unsigned
                        ; Rd = Rn/Rm
          {Rd,} Rn, Rm
  UDIV
                                               unsigned
   SDIV
          {Rd,} Rn, Rm
                         ; Rd = Rn/Rm
                                               signed
Notes Ra Rd Rm Rn Rt represent 32-bit registers
             any 32-bit value: signed, unsigned, or address
     {S}
             if S is present, instruction will set condition codes
     #im12
             any value from 0 to 4095
            any value from 0 to 65535
     #im16
     {Rd,}
            if Rd is present Rd is destination, otherwise Rn
     #n
             any value from 0 to 31
            any value from -255 to 4095
     #off
           any address within the ROM of the microcontroller
     label
     op2
            the value generated by <op2>
```

Address	7	6	5	4	3	2	1	0	Name
\$400F.E108			GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	SYSCTL_RCGC2_R
\$4000.43FC	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	GPIO_PORTA_DATA_R
\$4000.4400	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	GPIO_PORTA_DIR_R
\$4000.4420	SEL	SEL	SEL	SEL	SEL	SEL	SEL	SEL	GPIO_PORTA_AFSEL_R
\$4000.4510	PUE	PUE	PUE	PUE	PUE	PUE	PUE	PUE	GPIO_PORTA_PUR_R
\$4000.451C	DEN	DEN	DEN	DEN	DEN	DEN	DEN	DEN	GPIO_PORTA_DEN_R
\$4000.4524	1	1	1	1	1	1	1	1	GPIO_PORTA_CR_R
\$4000.4528	0	0	0	0	0	0	0	0	GPIO_PORTA_AMSEL_R
\$4000.53FC	DATA	DATA	DATA	DATA	DATA	DATA	DATA	DATA	GPIO_PORTB_DATA_R
\$4000.5400	DIR	DIR	DIR	DIR	DIR	DIR	DIR	DIR	GPIO_PORTB_DIR_R
\$4000.5420	SEL	SEL	SEL	SEL	SEL	SEL	SEL	SEL	GPIO_PORTB_AFSEL_R
\$4000.5510	PUE	PUE	PUE	PUE	PUE	PUE	PUE	PUE	GPIO_PORTB_PUR_R
\$4000.551C	DEN	DEN	DEN	DEN	DEN	DEN	DEN	DEN	GPIO_PORTB_DEN_R
\$4000.5524	1	1	1	1	1	1	1	1	GPIO_PORTB_CR_R
\$4000.5528	0	0	AMSEL	AMSEL	0	0	0	0	GPIO_PORTB_AMSEL_R

access bit	Constant
7	0x0200
6	0x0100
5	0x0080
4	0x0040
3	0x0020
2	0x0010
1	0x0008
0	0x0004

Address offsets

Port	Base address
PortA	0x40004000
PortB	0x40005000
PortC	0x40006000
PortD	0x40007000
PortE	0x40024000
PortF	0x40025000

	R0
	R1
( )	R2
	R3
/	R4
General /	R5
purpose <	R6
registers	R7
\	R8
\	R9
\	R10
\	R11
`	R12
Stack pointer	R13 (MSP)
Link register	R14 (LR)
Program counter	R15 (PC)
Program counter	R15 (PC)

## Condition code bits

N negative

Z zero

V signed overflow

C carry or

unsigned overflow