Caches & Memory

Hakim Weatherspoon CS 3410

Computer Science Cornell University



[Weatherspoon, Bala, Bracy, McKee, and Sirer]

Programs 101

C Code

```
int main (int argc, char* argv[]) {
   int i;
   int m = n;
   int sum = 0;
   for (i = 1; i <= m; i++) {
      sum += i;
   }
   printf ("...", n, sum);
}</pre>
```

Load/Store Architectures:

- Read data from memory (put in registers)
- Manipulate it
- Store it back to memory

RISC-V Assembly

```
main:
       addi
                sp, sp, -48
               x1,44(sp)
       SW
               fp,40(sp)
       SW
               fp,sp
       move
               x10, -36(fp)
       SW
               x11,-40(fp)
       SW
       la
               x15,n
       lw
               x15,0(x15)
               x15, -28(fp)
       SW
               x0, -24(fp)
       SW
       li i
               x15,1
               x15, -20(fp)
       SW
 12:
       lw 
               x14, -20(fp)
               x15, -28(fp)
       1w
       blt
               x15, x14, L3
```

Instructions that read from or write to memory...

Programs 101

C Code

```
int main (int argc, char* argv[]) {
   int i;
   int m = n;
   int sum = 0;
   for (i = 1; i <= m; i++) {
      sum += i;
   }
   printf ("...", n, sum);
}</pre>
```

Load/Store Architectures:


- Read data from memory (put in registers)
- Manipulate it
- Store it back to memory

RISC-V Assembly


```
main:
       addi
              sp, sp, -48
              ra,44(sp)
       SW
              fp,40(sp)
       SW
              fp,sp
       move
              a0,-36(fp)
       SW
              a1,-40(fp)
       SW
       la
              a5,n
       lw
              a5,0(x15)
              a5,-28(fp)
       SW
              x0, -24(fp)
       SW
       li 
              a5,1
              a5,-20(fp)
      SW
 12:
      lw
              a4, -20(fp)
      lw
              a5,-28(fp)
       blt
              a5, a4, L3
```

■ Instructions that read from or write to memory...

1 Cycle Per Stage: the Biggest Lie (So Far)



What's the problem?



CPU

Main Memory

- + big
- slow
- far away


The Need for Speed

CPU Pipeline



The Need for Speed

CPU Pipeline




Instruction speeds:


- add, sub, shift: 1 Cycle
- mult: 3 cycles
- load/store: 100 cycles off-chip 50(-70)ns 2(-3) GHz processor → 0.5 ns clock

The Need for Speed

CPU Pipeline




What's the solution?



Aside

 Go back to 04-state and 05-memory and look at how registers, SRAM and DRAM are built.


What's the solution?



Locality Locality Locality

If you ask for something, you're likely to ask for:


- the same thing again soon
 - → Temporal Locality
- something near that thing, soon
 - → Spatial Locality






```
total = 0;
for (i = 0; i < n; i++)
     total += a[i];
return total;</pre>
```


Your life is full of Locality



Last Called
Speed Dial
Favorites
Contacts
Google/Facebook/email


Your life is full of Locality







The Memory Hierarchy



Some Terminology

Cache hit

- data is in the Cache
- t_{hit}: time it takes to access the cache
- Hit rate (%hit): # cache hits / # cache accesses


Cache miss

- data is **not** in the Cache
- t_{miss}: time it takes to get the data from below the \$
- Miss rate (%miss): # cache misses / # cache accesses


Cacheline or cacheblock or simply line or block


Minimum unit of info that is present/or not in the cache

The Memory Hierarchy



Single Core Memory Hierarchy










Multi-Core Memory Hierarchy



Memory Hierarchy by the Numbers

CPU clock rates ~0.33ns - 2ns (3GHz-500MHz)

Memory technology	Transistor count*	Access time	Access time in cycles	\$ per GIB in 2012	Capacity
SRAM (on chip)	6-8 transistors	0.5-2.5 ns	1-3 cycles	\$4k	256 KB
SRAM (off chip)		1.5-30 ns	5-15 cycles	\$4k	32 MB
DRAM	1 transistor (needs refresh)	50-70 ns	150-200 cycles	\$10-\$20	8 GB
SSD (Flash)		5k-50k ns	Tens of thousands	\$0.75-\$1	512 GB
Disk		5M-20M ns	Millions	\$0.05- \$0.1	4 TB

^{*}Registers, D-Flip Flops: 10-100's of registers

Basic Cache Design

Direct Mapped Caches



16 Byte Memory

load $1100 \rightarrow r1$


- Byte-addressable memory
- 4 address bits → 16 bytes total
- b addr bits → 2^b bytes in memory

MEMORY

addr	data
0000	А
0001	В
0010	С
0011	D
0100	E
0101	F
0110	G
0111	Н
1000	J
1001	K
1010	L
1011	M
1100	N
1101	0
1110	Р
1111	Q

4-Byte, Direct Mapped Cache

MEMORY



23



Analogy to a Spice Rack

Spice Rack
(Cache)
index spice


A
B
C
D
E
F

Spice Wall (Memory)



- Compared to your spice wall
 - Småller
 - Faster
 - More costly (per oz.)

Analogy to a Spice Rack



Spice Wall (Memory)



- How do you know what's in the jar?
- Need labels

Tag = Ultra-minimalist label

4-Byte, Direct Mapped Cache

tag|index xxxx

CACHE

index	tag	data
00	00	Α
01	00	В
10	00	С
11	00	D

Tag: minimalist label/address

address = tag + index

MEMORY

data
А
В
С
D
Е
F
G
Н
J
K
L
M
Ν
0
Р
Q

4-Byte, Direct Mapped Cache

CACHE

index	V	tag	data
00	0	00	X
01	0	00	X
10	0	00	X
11	0	00	X

One last tweak: valid bit

MEMORY

addr	data
0000	А
0001	В
0010	С
0011	D
0100	E
0101	F
0110	G
0111	Н
1000	J
1001	K
1010	L
1011	M
1100	N
1101	0
1110	Р
1111	Q

Simulation #1 of a 4-byte, DM Cache

MEMORY

tag index	CACHE

addr	data
0000	А
0001	В
0010	С
0011	D

index	V	tag	data
00	0	11	X
01	0	11	X
10	0	11	X
11	0	11	X

0100
0101
0110
0111
1000

1001

G

load 1100

XXXX

Lookup:

Index into \$

Check tag

Check valid bit


1010	L
1011	М
1100	N

1101

1110

1111

Block Diagram 4-entry, direct mapped Cache



Simulation #2: 4-byte, DM Cache

CACHE

index	V	tag	data
00	1	11	N
01	0	11	X
10	0	11	X
11	0	11	X

load	1100	Miss	Lookup:
load	1101		Index into \$
load	0100		 Check tag
load	1100		 Check valid b

MEMORY

addr	data
0000	А
0001	В
0010	С
0011	D
0100	E
0101	F
0110	G
0111	Н
1000	J
1001	K
1010	L
1011	M
1100	N
1101	0
1110	Р
1111	Q







Reducing Cold Misses by Increasing Block Size

Leveraging Spatial Locality







Increasing Block Size

CACHE

of	fset			
xxxx	index	V	tag	data
	00	0	X	A B
	01	0	Х	C D
	10	0	Х	E F
	11	0	Х	G H

- Block Size: 2 bytes
- Block Offset: least significant bits indicate where you live in the block
- Which bits are the index? tag?

MEMORY

addr	data
	uata
0000	Α
0001	В
0010	С
0011	D
0100	Е
0101	F
0110	G
0111	Н
1000	J
1001	K
1010	L
1011	M
1100	N
1101	0
1110	Р
1111	Q

Simulation #3: 8-byte, DM Cache

p Loffset

CACHE

tag offset inde

ех	V	tag	C	lata	a	
00	0	Х	X		Χ	
01	0	X	X		X	
10	0	X	X		X	
11	0	X	X		Χ	

load 1100
load 1101
load 0100
load 1100

Lookup:

Index into \$

MEMORY

addr	data
0000	Α
0001	В
0010	С
0011	D
0100	Е
0101	F
0110	G
0111	Н
1000	J
1001	K
1010	L
1011	М
1100	N
1101	0
1110	Р
1111	Q

33

Removing Conflict Misses with Fully-Associative Caches



Simulation #4: 8-byte, FA Cache

XXXX tag offset

CACHE

٧	tag	data
0	XXX	X X

<	tag	data	
0	XXX	X X	

٧	tag	data
0	XXX	X X

V	tag	data		
0	XXX	Χ	X	



load	1100	Miss
load	1101	
load	0100	
load	1100	

Lookup:

Index into \$

1 LRU Pointer

MEMORY

addr	data	
0000	А	
0001	В	
0010	С	
0011	D	
0100	Е	
0101	F	
0110	G	
0111	Н	
1000	J	
1001	K	
1010	L	
1011	M	
1100	N	
1101	0	
1110	Р	
1111	Q	35

Pros and Cons of Full Associativity

- + No more conflicts!
- + Excellent utilization!

But either:

Parallel Reads

– lots of reading!

Serial Reads

lots of waiting



$$t_{avg} = t_{hit} + miss$$

$$= 4 + 5\% \times 100 = 6 + 3\% \times 100$$

= 9 cycles = 9 cycles





Pros & Cons

	Direct Mapped	Fully Associative
Tag Size	Smaller	Larger
SRAM Overhead	Less	More
Controller Logic	Less	More
Speed	Faster	Slower
Price	Less	More
Scalability	Very	Not Very
# of conflict misses	Lots	Zero
Hit Rate	Low	High
Pathological Cases	Common	?

Reducing Conflict Misses with Set-Associative Caches

Not too conflict-y. Not too slow.

... Just Right!



8 byte, 2-way set associative Cache

XXXX

CACHE

index	V	tag	data
0	0	XX	E F
1	0	XX	C D

V	tag	data
0	XX	N O
0	XX	P Q

What should the **offset** be?

What should the **index** be?

What should the **tag** be?

MEMORY

addr	data
0000	Α
0001	В
0010	С
0011	D
0100	Е
0101	F
0110	G
0111	Н
1000	J
1001	K
1010	L
1011	M
1100	N
1101	0
1110	Р
1111	Q

8 byte, 2-way set associative Cache

XXXX
tag offset

CACHE

index	V	tag	data
0	0	XX	X X
1	0	XX	X X

V	tag	data
0	XX	X X
0	XX	X X

load	1100	Miss
load	1101	
load	0100	
load	1100	

⇒ Check tag

MEMORY

addr	data
0000	А
0001	В
0010	С
0011	D
0100	Е
0101	F
0110	G
0111	Н
1000	J
1001	К
1010	L
1011	M
1100	N
1101	0
1110	Р

1111

Q

Eviction Policies

Which cache line should be evicted from the cache to make room for a new line?

- Direct-mapped: no choice, must evict line selected by index
- Associative caches
 - Random: select one of the lines at random
 - Round-Robin: similar to random
 - FIFO: replace oldest line
 - LRU: replace line that has not been used in the longest time

Misses: the Three C's

Cold (compulsory) Miss:


never seen this address before

Conflict Miss:

cache associativity is too low Capacity Miss:

cache is too small


Miss Rate vs. Block Size




Block Size Tradeoffs

- For a given total cache size, Larger block sizes mean....
 - fewer lines
 - so fewer tags, less overhead
 - and fewer cold misses (within-block "prefetching")
- But also...
 - fewer blocks available (for scattered accesses!)
 - so more conflicts
 - can decrease performance if working set can't fit in
 - and larger miss penalty (time to fetch block)

Miss Rate vs. Associativity




ABCs of Caches



$$t_{avg} = t_{hit} + miss* t_{miss}$$

- + Associativity:
 - ↓conflict misses ©
 - 1 hit time
- + Block Size:
 - ↓cold misses ©
 - 1 conflict misses
- + Capacity:
 - ↓capacity misses ©
 - 1 hit time


Which caches get what properties?




Roadmap

- Things we have covered:
 - The Need for Speed
 - Locality to the Rescue!
 - Calculating average memory access time
 - \$ Misses: Cold, Conflict, Capacity
 - \$ Characteristics: Associativity, Block Size, Capacity
- Things we will now cover:
 - Cache Figures
 - Cache Performance Examples
 - Writes

2-Way Set Associative Cache (Reading)



3-Way Set Associative Cache (Reading)



How Big is the Cache?



n bit index, m bit offset, N-way Set Associative Question: How big is cache?

Data only?

(what we usually mean when we ask "how big" is the cache)

Data + overhead?



Performance Calculation with \$ Hierarchy

Parameters

$$t_{avg} = t_{hit} + \%_{miss} t_{miss}$$

- Reference stream: all loads
- D\$: $t_{hit} = 1 \text{ ns}$, $\%_{miss} = 5\%$
- L2: $t_{hit} = 10 \text{ns}$, $\%_{miss} = 20\%$ (local miss rate)
- Main memory: t_{hit} = 50ns

What is t_{avgD\$} without an L2?

- $t_{missD\$} =$
- $t_{avgD\$} =$

What is t_{avgD\$} with an L2?

- $t_{missD\$} =$
- $t_{avgL2} =$
- $t_{avgD\$} =$



Performance Summary

Average memory access time (AMAT) depends on:

- cache architecture and size
- Hit and miss rates
- Access times and miss penalty

Cache design a very complex problem:

- Cache size, block size (aka line size)
- Number of ways of set-associativity (1, N, ∞)
- Eviction policy
- Number of levels of caching, parameters for each
- Separate I-cache from D-cache, or Unified cache
- Prefetching policies / instructions
- Write policy

Takeaway

Direct Mapped → fast, but low hit rate Fully Associative → higher hit cost, higher hit rate Set Associative → middleground

Line size matters. Larger cache lines can increase performance due to prefetching. BUT, can also decrease performance is **working set** size cannot fit in cache.

Cache performance is measured by the average memory access time (AMAT), which depends cache architecture and size, but also the access time for hit, miss penalty, hit rate.

What about Stores?

We want to write to the cache.

If the data is not in the cache?

Bring it in. (Write allocate policy)

Should we also update memory?

- Yes: write-through policy
- No: write-back policy

Write-Through Cache


16 byte, byte-addressed memory

Instructions: LB $x1 \leftarrow M[1]$ LB $x2 \leftarrow M[7]$ SB $x2 \rightarrow M[0]$ SB $x1 \rightarrow M[5]$ LB $x2 \leftarrow M[10]$ SB $x1 \rightarrow M[5]$


SB $x1 \rightarrow M[10]$

4 btye, fully-associative cache:2-byte blocks, write-allocate4 bit addresses:

3 bit tag, 1 bit offset



Register File



Cache

Misses:	0	
Hits:	0	
Reads:	0	

Writes: (


-	,
0	78
1	29
2	120
3	123
4	71
5	150
6	162
7	173
8	18
9	21
10	33
11	28
12	19
13	200
14	210
4 [

225

15|

Memory

Write-Through (REF 1)



Hits:

Reads:

Writes:

x3

14

15

210

225

Summary: Write Through


Write-through policy with write allocate

- Cache miss: read entire block from memory
- Write: write only updated item to memory
- Eviction: no need to write to memory

Next Goal: Write-Through vs. Write-Back

What if we DON'T to write stores immediately to memory?
Keep the current copy in cache, and update memory when data is **evicted** (write-back policy)
Write-back all evicted lines?
No, only written-to blocks

Write-Back Meta-Data (Valid, Dirty Bits)



- V = 1 means the line has valid data
- D = 1 means the bytes are newer than main memory
- When allocating line:
 - Set V = 1, D = 0, fill in Tag and Data
- When writing line:
 - Set D = 1
- When evicting line:
 - If D = 0: just set V = 0
 - If D = 1: write-back Data, then set D = 0, V = 0

Write-back Example

- Example: How does a write-back cache work?
- Assume write-allocate

Handling Stores (Write-Back)


16 byte, byte-addressed memory

Instructions: LB x1 \leftarrow M[1] LB x2 \leftarrow M[7] SB x2 \rightarrow M[0] SB x1 \rightarrow M[5] LB x2 \leftarrow M[10] SB x1 \rightarrow M[5]


SB $x1 \rightarrow M[10]$

4 btye, fully-associative cache:2-byte blocks, write-allocate4 bit addresses:

3 bit tag, 1 bit offset



Register File



Cache


Misses:	0
Hits:	0
Reads:	0

Writes: (


Memory

Write-Back (REF 1)

```
Instructions:
LB x1 \leftarrow M[1]
LB x2 \leftarrow M[7]
SB x2 \rightarrow M[0]
SB x1 \rightarrow M[5]
LB x2 \leftarrow M[10]
SB x1 \rightarrow M[5]
SB x1 \rightarrow M[10]
```



Cache **Register File**



Misses:	0
Hits:	0
Reads:	0

Writes:

ivicinoi y								
0	78							
1	29							
2	120							
3	123							
4	71							
5	150							
6	162							
7	173							
8	18							
9	21							
10	33							
11	28							
12	19							
13	200							
14	210							
15	225							

Memory

How Many Memory References?

Write-back performance

How many reads?

How many writes?

Write-back vs. Write-through Example

Assume: large associative cache, 16-byte lines N 4-byte words

```
for (i=1; i<n; i++)
    A[0] += A[i];

for (i=0; i<n; i++)
    B[i] = A[i]</pre>
```

So is write back just better?

Short Answer: Yes (fewer writes is a good thing)

Long Answer: It's complicated.

- Evictions require entire line be written back to memory (vs. just the data that was written)
- Write-back can lead to incoherent caches on multi-core processors (later lecture)

Optimization: Write Buffering


Write-through vs. Write-back

- Write-through is slower
 - But simpler (memory always consistent)
- Write-back is almost always faster
 - write-back buffer hides large eviction cost
 - But what about multiple cores with separate caches but sharing memory?
- Write-back requires a cache coherency protocol
 - Inconsistent views of memory
 - Need to "snoop" in each other's caches
 - Extremely complex protocols, very hard to get right

Cache-coherency

Q: Multiple readers and writers?

A: Potentially inconsistent views of memory



Cache coherency protocol

- May need to snoop on other CPU's cache activity
- Invalidate cache line when other CPU writes
- Flush write-back caches before other CPU reads
- Or the reverse: Before writing/reading...
- Extremely complex protocols, very hard to get right

Takeaway

- Write-through policy with write allocate
 - Cache miss: read entire block from memory
 - Write: write only updated item to memory
 - Eviction: no need to write to memory
 - Slower, but cleaner
- Write-back policy with write allocate
 - Cache miss: read entire block from memory
 - **But may need to write dirty cacheline first**
 - Write: nothing to memory
 - Eviction: have to write to memory entire cacheline because don't know what is dirty (only 1 dirty bit)
 - Faster, but more complicated, especially with multicore

Cache Conscious Programming

```
// H = 6, W = 10
int A[H][W];
for(x=0; x < W; x++)
   for(y=0; y < H; y++)
   sum += A[y][x];
   W</pre>
```

1					
2					
3					
4					
5					
6					

1		
2		
3		
4		
5		
6		

YOUR CACHE

MEMORY

By the end of the cache lectures...

MacBook Pro

Retina, Mid 2012

Processor 2.7 GHz Intel Core i7

Memory 16 GB 1600 MHz DDR3

Graphics NVIDIA GeForce GT 650M 1024 MB

Serial Number C02J70TTDKQ5

Software OS X 10.9.2 (13C64)

Model Name: MacBook Pro
Model Identifier: MacBookPro10,1
Processor Name: Intel Core i7
Processor Speed: 2.7 GHz

Number of Processors: 1 Total Number of Cores: 4

L2 Cache (per Core): 256 KB L3 Cache: 8 MB Memory: 16 GB

Boot ROM Version: MBP101.00EE.B02

SMC Version (system): 2.3f36

Serial Number (system): C02J70TTDKQ5

Hardware UUID: F588E08C-60BF-5B35-A087-07714C2B2D11

- 32 KB data + 32 KB instruction L1 cache (3 clocks) and 256 KB L2 cache (8 clocks) per core.
- Shared L3 cache includes the processor graphics (LGA 1155).
- 64-byte cache line size.

A Real Example

> dmidecode -t cache Cache Information Configuration: Enabled, Not Socketed, Level ntel 17-6600 CPU @ 2.6 GHz Operational Mode: Write Back Location: Internal Installed Size: 128 kB Maximum Size: 128 kB Supported SRAM Types: Synchronous Installed SRAM Type: Synchronous Speed: Unknown Error Correction Type: Parity System Type: Unified Associativity: 8-way Set-associative Cache Information Socket Designation: L2 Cache Configuration: Enabled, Not Socketed, Level 2 Operational Mode: Write Back Location: Internal Installed Size: 512 kB Maximum Size: 512 kB Supported SRAM Types: Synchronous Installed SRAM Type: Synchronous Speed: Unknown Error Correction Type: Single-bit ECC System Type: Unified

Associativity: 4-way Set-associative

Microsoft Surfacebook **Dual core**

(purchased in 2016)

Cache Information

Socket Designation: L3 Cache

Configuration: Enabled, Not Socketed,

Level 3

Operational Mode: Write Back

Location: Internal Installed Size: 4096 kB

Maximum Size: 4096 kB Supported SRAM Types:

Synchronous

Installed SRAM Type: Synchronous

Speed: Unknown

Error Correction Type: Multi-bit ECC

System Type: Unified

Associativity: 16-way Set-associative

A Real Example

> sudo dmidecode -t cache

Dual-core 3.16GHz Intel (purchased in 2011)

```
Cache Information
        Configuration: Enabled, Not Socketed, Level 1
        Operational Mode: Write Back
        Installed Size: 128 KB
        Error Correction Type: None
Cache Information
        Configuration: Enabled, Not Socketed, Level 2
        Operational Mode: Varies With Memory Address
        Installed Size: 6144 KB
        Error Correction Type: Single-bit ECC
> cd /sys/devices/system/cpu/cpu0; grep cache/*/*
cache/index0/level:1
cache/index0/type:Data
cache/index0/ways of associativity:8
cache/index0/number of sets:64
cache/index0/coherency_line_size:64
cache/index0/size:32K
cache/index1/level:1
cache/index1/type:Instruction
cache/index1/ways of associativity:8
cache/index1/number of sets:64
cache/index1/coherency line size:64
cache/index1/size:32K
cache/index2/level:2
cache/index2/type:Unified
cache/index2/shared cpu list:0-1
cache/index2/ways of associativity:24
cache/index2/number of sets:4096
cache/index2/coherency_line_size:64
cache/index2/size:6144K
```

A Real Example

- Dual 32K L1 Instruction caches
 - 8-way set associative
 - 64 sets
 - 64 byte line size
- Dual 32K L1 Data caches
 - Same as above
- Single 6M L2 Unified cache
 - 24-way set associative (!!!)
 - 4096 sets
 - 64 byte line size
- 4GB Main memory
- 1TB Disk

Dual-core 3.16GHz Intel (purchased in 2009)




Figure 1. Schematic diagram of a Sandy Bridge processor.

Summary

- Memory performance matters!
 - often more than CPU performance
 - ... because it is the bottleneck, and not improving much
 - ... because most programs move a LOT of data
- Design space is huge
 - Gambling against program behavior
 - Cuts across all layers:
 users → programs → os → hardware
- NEXT: Multi-core processors are complicated
 - Inconsistent views of memory
 - Extremely complex protocols, very hard to get right