Metric	Measured Result
I/O Pins	427
Combinational ALUTs	12,391
Dedicated Logic Registers (Total Regs)	12,276
Number of Regs Using Synchronous Clear	1,269
Number of Regs using Synchronous Load	192
Number Regs using Clock Enable	11,817
Total Logic Elements	17,416
Slow 1200mv 100C Model Fmax	146.69 MHz
Slow 1200mV -40C Model Fmax	168.21 MHz
Worst Case Slack	-5.817
Total Thermal Power Dissipation	338.69 mW
Core Dynamic Thermal Power Dissipation	43.27 mW
Core Static Thermal Power Dissipation	119.59 mW
I/O Thermal Power Dissipation	175.82 mW

Overall Corelet Structure



l0_ififo_inst



fifo_depth _64



fifo_mux_16



fifo_mux_8



fifo_mux_2



mac_array



mac_row



mac_tile



ofifo



sfu_array



sfu


RTL Viewer - C:/Users/Apple5005/Desktop/UCSD 2025-2026/FALL 2025/ECE 284/baseline-Nov28/verilog/corelet - corelet
File Edit View Tools Window Help
Netlist Navigator
corelet:1
sfu:sfu_array[3].sfu_inst
psum_out[15..0]
psum_out[31..16]
psum_out[47..32]
psum_out[63..48]
psum_out[79..64]
psum_out[0]~reg[15..0]
acc_q
always0~1
always0~0
Add0
sfu:sfu_array[2].sfu_inst
sfu:sfu_array[4].sfu_inst
sfu:sfu_array[5].sfu_inst
100%
00:00:05