Name: MD Abdul Aziz <u>Section: M</u>

<u>ID</u>: 22-47013-1

Answer to the question no-1

My student ID: 22-47013-1

so, a 3 bit addern/subtractor circuit is given below:




Fig: 3 bit adder / subtractor circuit

My Student ID: 22-47013-1

Herce,
$$A=0$$
, $B=1$, $C=3$
 $\therefore Y = A + B + C$
 $= 0 + 1 + 3$
 $= 4$

- i. A bus organization with Y=4 registers, each register is commected to z multiplexers to form 2 buses A and B to Periform R=R-R+5
 - (1) MUX A selector: to Place the Contents of R2 onto bus A
- (2) MUX 13 selector: to Place the contents of Ro onto bus B
- 31 ALU function selector: to Provide the arithmetic operation A-B
- (4) Shift selector: for direct transfer from the output of the ALU onto output bus S (no shift)
- (5) Decoder Destination selectors: to transfer the Contents of bus S into R1.
- (6) value Addition: Add the value 5 to the result. The operation is done before it is etated in 107.

Based on question number 2, the working-Process scratch and a two-Port memory system is given below:

The operation: R1 = R2 - R0 + 5 In order to Pertform the operation binary selection variables must be Provided to following sequence.




Fig: ScratchPad Memorry

T1: A
M[000] tread the Contents R2 into register A

T2: B
M[000] tread the contents R0 into tregister B

T3: C
A-B Periforims the Subtraction of the contents of A and B in the ALU Storing the results in a temporary tregister C.

T4: C C+5 add the immediate value 5 to the contents of the temporary tredister C.

T5: M[001] + C transfer the final result from the temporary register C to register R1.

2 - Port Memory

when CP=1, A and B latches are open, accepting information from memory. The WE is also high state. A and B addresses are read from memory and Placed into A and B registers.

when cP=0, the latenes are closed, tretaining the last data entered. The control unit Provides the necessary signals to Pertorm the subtraction operation in the ALU.




Fig: Processor unit with a 2-Port memorry

C+C+5, the Control unit Provides the necessary signals to add with the immediate value. When CP=0, the result of the micro-operation is written into memory world defined by B address and then the State of WE is Low and ME is enabled. The necessary signals to store the tresult in R1 memory address (001) is Provided by the Control Unit.

The Control logic design Process for signed number addition involves ctreating a complete system that Performs binary addition while managing overflow conditions. The steps for a signed addition function is given below:

- (1) Understanding Problem Statement? To understand the motive of designing Control legic for adding two signed binary numbers and to handle the overeflow.
- (2) Defining Inputs and outputs: Input includes two signed binary numbers and that tresults in the tresult of the operation while an overflow flag also can be generated.
- (3) Adder circuit Designing: The inputs to be added by a n-bit adder.
- (4) Overslow Detections There are some scenerios when the overslow occurs such as if both operands are Positive but the result is negative on both operans are negative but the results over 800 it is negative or both operans are negative but the results over Positive.

- (5) Control Signal Implementation: The inputs - must be selected overflow slag should trigger when overflow happens
- (6) verification. The accuracy of the sum is verified.
- be implemented with Proper apparatus and connections.
- (8) Pereformance Analysis; Timing analysis
 must be conducted to ensure
 the design operates within required time.

The control logic design Process for signed number subtraction involves creating a complete system that Performs binary subtraction. The step by step explanation of the control logic design sor signed subtraction is given below:

- (1) Understanding the Problem Statement:

 to underestand the motive of Jesigning control losic for subtracting two signed binary numbers.
- (2) Defining Inputs and outputs:

 Input(A,B) includes two signed binary numbers and that is shown in the tresulted in the result of the operation while an overflow flag also can be generated. The output would be, R=A-B
- (3) Subtraction Process: Subtraction is Converted to addition by taking the two's complement of B. Subtract B from A by Calculating two's complement of B (A+)
- (4) Addet Circuit Design: A n-bit adder is used to add A and the two's complement of B.


- (5) overflow Detection; There are some Scenerios when the overflow occurs such as if the result exceeds the trepresentable transfe on if the minuenal and the subtrahend have different signs but the nesult has the wrong sign.
- 6) Control Sign implementation: The inputs must be selected, controls snould be enabled when the operation starts and signal overflow must be monitoried.
- (3) Simulation: subtraction operation and is simulated and tested with different inputs.
- (8) Hardware Implementation: The logic is implemented in HDZ and to verify functionality, the design is mapped.
- (6) timing Analysis: Timing analysis is Conducted to ensure the design operates within required time.

My Student ID: 22-47013-1

$$A=1 = 3$$

Register R1 Contains a binary value (R1=000001) and R3 will store the count

Flow Charet:



Microinstruction table of 1's

	R1	(B	ina	ny)	<u>e</u>	R3 (D)			
0	0	0.	0	0	0	0	1	0	0
0	0	0	0	0	0	0	0	١	1
		,1							


My Student ID: 22-47013-1

Here, A=1, B=3

Register R1 Contains binary value (R1=00000001) Register R3 will store the count of o's.

Flowchart:

Stard



Microinstruction table for o's


						And the second of the second o	Section of the Party of the Par		
	R	1 ((3)	no	170	C	R3 (D)		
 0	0	0	0	b	0	0		O	0
١	0	0	0	0	0	0	0		0
1	1	0	0	0	υ	0	0	0	7
(t	-	0	0	0	0	0	0	2
1	1	1	1	0	0	0	٥	0	3
1	1	١	١	1	0	0	0	0	9
l	1	١	1	١	1	0	0	0	5
l	ı	1	- I	1	1	1	0	٥	6
1	1	1	1	1	1	1	1	0	7
							1	1	

The Processor Unit with 16-bit Control world variable is shown below in the table:


Microofenation	123	456	789	10 11 12	13	14 15 16	
	А	13	D	F	Cin	H	Hexa
RZESHL (F3 OR R6)	011	110	010	110	O	101	(7965)
R9 ← 1	000	000	100	000	0	(1)	(1217)6
R3+R5+1	011	101	000	olo	ı	000	(7928) ₁₆
R4 (inPut	000	000	100	000	0	000	(1211) ₁₆
R4 CLCR2	010	000	loo	100	0	220	(4246)16

And to the question no-9

9-bit shifter designio



5	5,	5.	Cin	Function	×i	Y;	₹;
0	0	0	0	A-1	А	1	0
0	0	0	1	A	A	1	1
0	0	1	0	A-B-1	A	$\overline{\mathcal{B}}$	0
0	0	1	l	A-B	A	B	1
0	1	0	6	A+B	A	B	0
0	ı	0	1	A+B+1	А	B	1
0	1	1	0	A	A	0	0
0	1		1	A+1	A	0	1
1	0	0		Ā	A	1	0
l	0	1	1	A⊕B	A	В	0
1	1	0		AUB	A+B	0	D
1	, l	1		ANB	A+B	B	0



X; - A; + & 5 5 B; + 5 5 15 B;

(4) 5,5,50	0	1
00	1	B
01	(B)	0
11 ,	0	(3)
10		13/

$\widehat{z_i}$			۲, :	. {	5, Bi+	3, 5, B, +
5,5,50	00		11			+ :
00	0	T		0	ļ	
01	0	U	V	0	-	
11	0	0	0	0	ŀ	
10	0		0	0	+ 21 =	Szcin
-					-1	

Bi+ 3500,+550; i

4-bit ALU Design 52 5, 50 A1 Bi Cin s! FAI FA2 Y3 FA3 FA9 Cont

Fig: 4 bit ALU Design