


Computer Architecture

Lecture 2

Carry-Lookahead Adder and Memory Elements (Appendix A.6 & A-8)


Improving Addition Performance

- ❑ The ripple-carry adder is slow




Carry-Lookahead Adder

- ❑ Need fast way to find the carry



Carry-Lookahead Adder

- ❑ Carry generate and carry propagate



a_i	b_i	g_i	p_i
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	1

- ❑ $g_i = a_i \cdot b_i$

- ❑ $p_i = a_i + b_i$

Carry-Lookahead Adder

Carry Equations:


$$c_1 = g_0 + p_0c_0$$

$$\begin{aligned} c_2 &= g_1 + p_1c_1 \\ &= g_1 + p_1g_0 + p_1p_0c_0 \end{aligned}$$

$$\begin{aligned} c_3 &= g_2 + p_2c_2 \\ &= g_2 + p_2g_1 + p_2p_1g_0 + p_2p_1p_0c_0 \end{aligned}$$

$$\begin{aligned} c_4 &= g_3 + p_3c_3 \\ &= g_3 + p_3g_2 + p_3p_2g_1 + p_3p_2p_1g_0 + p_3p_2p_1p_0c_0 \end{aligned}$$

4-bit Carry-Lookahead Adder




Memory Elements

- ❑ Latches
- ❑ Flip flops
- ❑ Registers

Latches


□ SR Latch



S	R	Q_0	Q	Q'
0	0	0	0	1


$Q = Q_0$

Initial Value




Latches

□ SR Latch




S	R	Q_0	Q	Q'
0	0	0	0	1
0	0	1	1	0

$Q = Q_0$
 $Q = Q_0$




Latches

□ SR Latch




S	R	Q_0	Q	Q'	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	$Q = 0$




Latches

□ SR Latch




S	R	Q_0	Q	Q'	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	$Q = 0$
0	1	1	0	1	$Q = 0$




Latches

□ SR Latch




S	R	Q_0	Q	Q'	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	$Q = 1$




Latches

□ SR Latch




S	R	Q_0	Q	Q'	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	$Q = 1$
1	0	1	1	0	$Q = 1$




Latches

□ SR Latch




S	R	Q_0	Q	Q'	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	} $Q = 1$
1	0	1	1	0	
1	1	0	0	0	$Q = Q'$




Latches

□ SR Latch




S	R	Q_0	Q	Q'	
0	0	0	0	1	} $Q = Q_0$
0	0	1	1	0	
0	1	0	0	1	} $Q = 0$
0	1	1	0	1	
1	0	0	1	0	} $Q = 1$
1	0	1	1	0	
1	1	0	0	0	$Q = Q'$
1	1	1	0	0	$Q = Q'$



Controlled Latches

❑ SR Latch with Control Input



C	S	R	Q
0	x	x	Q_0
1	0	0	Q_0
1	0	1	0
1	1	0	1
1	1	1	$Q=Q'$


No change

No change


Reset

Set

Invalid




A D latch implemented with NOR gates




Flip-Flops

- Controlled latches are **level**-triggered




- Flip-Flops are **edge**-triggered




Flip-Flops

❑ Master-Slave *D* Flip-Flop




A D flip-flop implemented with a falling-edge trigger



Register files


□ A register file with

- Two read ports
- One write port
- Five inputs
- Two outputs



Read ports of the register file

- ❑ An implementation of two register read ports for a 64-bit-wide register file.



Write ports of the register file

- Write port implementation for the register file.

