



**S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT &  
RESEARCH, NAGPUR.**

**Practical No. 08**

**Aim:** Design and Simulation of Mealy and Moore machine to detect the sequence 1101 and verify it using Test Bench.

<b>Name of Student</b>	<b>: Aadesh R. Motghare</b>
<b>Roll No.</b>	<b>: 41(ET20065)</b>
<b>Semester/Year</b>	<b>: 6<sup>th</sup> Sem/3<sup>rd</sup> Year</b>
<b>Academic Session</b>	<b>: 2022-23</b>
<b>Date of Performance</b>	<b>:</b>
<b>Date of Submission</b>	<b>:</b>

**AIM:** Design and Simulation of Mealy and Moore machine to detect thesequences 1101 and verify it using Test Bench.

**OBJECTIVE:**

- To verify the functionality of Mealy and Moore machine which will detect the sequences 1101
- To develop logic for designing of Mealy and Moore machine which will detect the sequences 1101.
- Mealy and Moore Machine is used to design complex digital System like vending machines, washing machines.

**SOFTWARE:** - Xilinx ISE14.7.

**THEORY:-**

A sequence detector is good example of sequential logic circuit also called FSM (Finite State Machine). A 1101 sequence detector detects 1101 consecutive bits in a string of binary bits. It is good practice to draw the state diagram of the sequence of process that happens to capture understanding of the behavior of the circuit. In the design of 1101 sequence detector, the design of state diagram is the first step, which then is followed by the creation of state table, state transition table and finally the circuit itself and testing being the final step.

Readers are recommended to read the following posts which are related to this blog post. A detailed steps to construct a sequential circuit is provided in the blog post- How to design Sequence Detector in 10 easy steps. Also another post useful in sequential circuit is- how to design Moore sequential circuit in Simulink. And futhermore this post- how to

use Xilinx Schematic editor with example of sequence detector shows how xilinx software can be used to design and verify the sequence detector.

The state diagram of 1101 sequence detector is shown below-

**State S1:**

Beginning at state S1 when 0 is received it stays in the same state because it has nothing to remember and the output is 0 because the sequence 1101 is not detected. Only at the instant when 1101 sequence is detected the output is high, that is, 1. Also remember that the flip flops should be used when things are to be remembered by the circuit. When 1 arrives when in state S1, then it goes to next state S2 and it remembers that 1 was received which is part of the sequence 1101 which is to be detected.

**StateS2:**


When in state S2, when 1 arrives, since it is part of the sequence it goes to next state S3, meaning it remembers 1. When 0 is received it cannot go to next state S3(since 1 received has occupied the transition condition and because 0 is not part of the sequence and there is nothing to remember), and it cannot remain in the same state S2 because this would mean 010 indefinite loop while in state S2, therefore it goes back to the initial stateS1. Consider 100 is received and machine remains in S2 when 0 is received, then becauseof 1 the state changes from S1 to S2, then 0 is received then the machine stays in S2 and when another 0 is received then it stays again in S2. But consider when 100 is received and machine goes back to S1, then when 1 is received it changes state from S1 to S2, when 0 is received then goes back to S1 and when another 0 is received it stays in S1.

**StateS3:**

When in state S3, when 0 is received then since it is part of the sequence 1101 it goes to new state S4 because the machine has to remember the new bit 0 as part of the sequence detection algorithm. When 1 is received it stays in the same state.

**StateS4:**

When in state S4, when 1 is received then since it is part of the sequence 1101 to be detected it goes to S2. And when 0 is received then it goes back to initial state S1. At this point the machine outputs 1.

**LOGICAL DIAGRAM:-**

**Fig 1. State Diagram of Mealy and Moore machine**

**TRUTH TABLE:-**

Present State	Input	
	Next state , Output Input x=0	Next state , Output Input x=1
S <sub>1</sub>	S <sub>1</sub> , 0	S <sub>2</sub> , 0
S <sub>2</sub>	S <sub>1</sub> , 0	S <sub>3</sub> , 0
S <sub>3</sub>	S <sub>4</sub> , 0	S <sub>3</sub> , 0
S <sub>4</sub>	S <sub>1</sub> , 0	S <sub>2</sub> , 1

**Table 1. Transition table**

**VHDL CODE:-**

**STEPS FOR PROGRAM:-**

**Step 1. Library /Package Declaration :** Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;  
USE library_name.package_name.all;
```

**Step 2. Entity:**

```
ENTITY entity_name is  
    PORT(signal_name(s): mode signal_type;  
        signal_name(s): mode signal_type;  
        ...);  
end ENTITY entity_name;
```

Signals of the same mode and signal\_type can be grouped on 1 line.

**MODE** describes the direction data is transferred through port

- in – data flows into the port
- out – data flows out of port *only*
- buffer – data flows out of port *as well as read* internally.
- inout – bi-directional data flow into and out of port

**SIGNAL\_TYPE** defines the data type for the signal(s)

- bit – single signals that can have logic values 0 and 1.
- bit\_vector – bus signals(vector form of bit) that can have logic values 0 and 1.
- std\_logic – part of std\_logic\_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.

- `std_logic_vector` – bus signals (vector form of `std_logic`) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: `bit_vector (3 downto 0)` or `std_logic_vector (3 downto 0)`.

In order to use `std_logic` and `std_logic_vector` we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;
```

**Values for std-logic:**

U un-initialized (undefined logic value)  
X forced unknown logic value  
0 Logic low  
1 Logic High  
Z high impedance (tri-state)  
W weak unknown  
L weak 0  
H weak 1  
- don't care value (for synthesis minimization)

**Step 3: Architecture Declaration**

```
architecture architecture_name of entity_name  
  
    architecture_declarative_part;  
  
begin  
  
    Statements;  
  
end architecture_name;
```

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.

**Step 4: Simulate the VHDL code and remove the syntax errors if any.**

**Step 5: Write the testbench and verify the design .**

## CODE: Moore 1101 Sequence Detector

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\moore\_1101\_SD\_pract\moore\_1101\_SD\_practxise - [moore\_1101.vhd]

The screenshot displays the ISE Project Navigator interface. The top pane shows the project hierarchy with the following structure:


- moore\_1101\_SD\_pract
  - xc7a100t-3csg324
    - moore\_1101\_tb - Behavioral (moore\_1101\_tb.vh)
      - DUT - moore\_1101 - behavior (moore\_1101.vhd)

The bottom pane shows the code for the Moore 1101 Sequence Detector, which is a Verilog HDL file. The code is as follows:

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC_STD.ALL;
26 -- Moore 1101 Sequence Detector
27
28 entity moore_1101 is
29     port (
30         clk : in std_logic;
31         reset : in std_logic;
32         input : in std_logic;
33         output : out std_logic
34     );
35 end entity moore_1101;
36 architecture behavior of moore_1101 is
37     type state_type is (S0, S1, S2, S3, S4);
38     signal current_state, next_state: state_type;
39 begin
40     -- Moore FSM logic
41     process (clk, reset)
42     begin
43         if reset = '1' then
44             current_state <= S0;
45         elsif rising_edge(clk) then
46             current_state <= next_state;
47         end if;
48     end process;
49
50     -- Next state and output logic
51     process (current_state, input)
52     begin
53         case current_state is
54             when S0 =>
55                 if input = '1' then
56                     next_state <= S1;
57                 else
58                     next_state <= S0;
59                 end if;
60                 output <= '0';
61             when S1 =>
62                 if input = '1' then
63                     next_state <= S2;
64                 else
65                     next_state <= S0;
66                 end if;
67                 output <= '0';
68             when S2 =>
69                 if input = '0' then
70                     next_state <= S3;
71                 else
72                     next_state <= S0;
73                 end if;
74                 output <= '0';
75             when S3 =>
76                 if input = '1' then
77                     next_state <= S4;
78                 else
79                     next_state <= S0;
80                 end if;
81                 output <= '0';
82             when S4 =>
83                 next_state <= S0;
84                 output <= '1';
85             end case;
86         end process;
87     end behavior;
```

## TESTBENCH:

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\moore\_1101\_SD\_pract\moore\_1101\_SD\_pract.xise - [moore\_1101\_tb.vhd]



The screenshot displays the ISE Project Navigator interface. The left pane shows the project hierarchy with the following structure:


- moore\_1101\_SD\_pract
  - xc7a100t-3csg324
    - moore\_1101\_tb - Behavioral (moore\_1101\_tb.vh)
      - DUT - moore\_1101 - behavior (moore\_1101.vh)

The right pane shows the VHDL code for the testbench, moore\_1101\_tb.vhd. The code is as follows:

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY moore_1101_tb IS
36 END moore_1101_tb;
37
38
39 architecture Behavioral of moore_1101_tb is
40     constant clk_period: time := 10 ns;
41
42     signal clk: std_logic := '0';
43     signal reset: std_logic := '1';
44     signal input: std_logic := '0';
45     signal output: std_logic;
46
47     component moore_1101 is
48     port (
49         clk      : in  std_logic;
50         reset    : in  std_logic;
51         input    : in  std_logic;
52         output   : out std_logic;
53     );
54 end component;
55
56 begin
57     DUT: moore_1101
58     port map (
59         clk      => clk,
60         reset    => reset,
61         input    => input,
62         output   => output
63     );
64
65     clk_process: process
66     begin
67         while now < 100 ns loop
68             clk <= '0';
69             wait for clk_period/2;
70             clk <= '1';
71             wait for clk_period/2;
72         end loop;
73     end process;
74
75     stimulus_process: process
76     begin
77         reset <= '1';
78         wait for 20 ns;
79         reset <= '0';
80         wait for clk_period;
81
82         input <= '1';
83         wait for clk_period;
84         input <= '1';
85         wait for clk_period;
86         input <= '0';
87         wait for clk_period;
88         input <= '1';
89         wait for clk_period;
90         input <= '0';
91         wait for clk_period;
92         input <= '1';
93         wait for clk_period;
94         input <= '1';
95         wait for clk_period;
96
97         input <= '0';
98         wait for clk_period;
99         input <= '1';
100        wait for clk_period;
101        input <= '1';
102        wait for clk_period;
103        input <= '1';
104        wait for clk_period;
105        input <= '0';
106        wait for clk_period;
107        input <= '1';
108        wait;
109    end process;
110 end architecture Behavioral;
```



**WAVEFORM:**





**CODE: Mealy 1101 Sequence Detector**

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\mealy\_1101\_SD\_pract\mealy\_1101\_SD\_pract.xise - [mealy\_1101.vhd]

```
File Edit View Project Source Process Tools Window Layout Help
[Icons]
Design
View: [Behavioral] [Implementation] [Simulation]
Hierarchy
mealy_1101_SD_pract
  xc7a100t-3csg324
    mealy_1101_tb - Behavioral (mealy_1101_tb.vhd)
      DUT - mealy_1101 - Behavioral (mealy_1101.vhd)
Processes: mealy_1101_tb - Behavioral
  ISim Simulator
  Behavioral Check Syntax
  Simulate Behavioral Model

20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 -- Uncomment the following library declaration if using
23 -- arithmetic functions with Signed or Unsigned values
24 --use IEEE.NUMERIC_STD.ALL;
25 entity mealy_1101 is
26     port (
27         clk      : in  std_logic;
28         reset     : in  std_logic;
29         input     : in  std_logic;
30         output    : out std_logic
31     );
32 end entity mealy_1101;
33
34 architecture Behavioral of mealy_1101 is
35     type state_type is (S0, S1, S2, S3, S4);
36     signal current_state, next_state: state_type;
37 begin
38     process(clk, reset)
39     begin
40         if reset = '1' then
41             current_state <= S0;
42         elsif rising_edge(clk) then
43             current_state <= next_state;
44         end if;
45     end process;
46
47     process(current_state, input)
48     begin
49         case current_state is
50             when S0 =>
51                 if input = '1' then
52                     next_state <= S1;
53                     output <= '0';
```

```

53         output <= '0';
54     else
55         next_state <= S0;
56         output <= '0';
57     end if;
58
59     when S1 =>
60         if input = '1' then
61             next_state <= S2;
62             output <= '0';
63         else
64             next_state <= S0;
65             output <= '0';
66         end if;
67
68     when S2 =>
69         if input = '0' then
70             next_state <= S3;
71             output <= '0';
72         else
73             next_state <= S0;
74             output <= '0';
75         end if;
76
77     when S3 =>
78         if input = '1' then
79             next_state <= S4;
80             output <= '1';
81         else
82             next_state <= S0;
83             output <= '0';
84         end if;
85
86     when S4 =>
87
88         next_state <= S0;
89         output <= '0';
90     end if;
91
92     when S2 =>
93         if input = '0' then
94             next_state <= S3;
95             output <= '0';
96         else
97             next_state <= S0;
98             output <= '0';
99         end if;
100
101     when S3 =>
102         if input = '1' then
103             next_state <= S4;
104             output <= '1';
105         else
106             next_state <= S0;
107             output <= '0';
108         end if;
109
110     when S4 =>
111         next_state <= S0;
112         output <= '1';
113
114     when others =>
115         next_state <= S0;
116         output <= '0';
117     end case;
118 end process;
119 end Behavioral;

```

## TESTBENCH:

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSd practs\mealy\_1101\_SD\_pract\mealy\_1101\_SD\_pract.xise - [mealy\_1101\_tb.vhd]

The screenshot displays the ISE Project Navigator interface with the testbench code for mealy\_1101. The left pane shows the project hierarchy, and the right pane shows the VHDL code.

**Project Hierarchy:**

- mealy\_1101\_SD\_pract
  - xc7a100t-3csg324
    - mealy\_1101\_tb - Behavioral (mealy\_1101\_tb.vhd)
      - DUT - mealy\_1101 - Behavioral (mealy\_1101.vhd)


**VHDL Code:**

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY mealy_1101_tb IS
36 END mealy_1101_tb;
37
38
39 architecture Behavioral of mealy_1101_tb is
40     constant clk_period: time := 10 ns;
41
42     signal clk: std_logic := '0';
43     signal reset: std_logic := '1';
44     signal input: std_logic := '0';
45     signal output: std_logic;
46
47     component mealy_1101 is
48     port (
49         clk      : in  std_logic;
50         reset    : in  std_logic;
51         input    : in  std_logic;
52         output   : out std_logic
53     );
54     end component;
55
56 begin
57     DUT: mealy_1101
58     port map (
59         clk      => clk,
60         reset    => reset,
61         input    => input,
62         output   => output
63     );
64
65     clk_process: process
66     begin
67         while now < 100 ns loop
68             clk <= '0';
69             wait for clk_period/2;
70             clk <= '1';
71             wait for clk_period/2;
72         end loop;
73     wait;
74     end process;
75
76     stimulus_process: process
77     begin
78         reset <= '1';
79         wait for 20 ns;
80         reset <= '0';
81
82         wait for clk_period;
83
84         input <= '1';
85         wait for clk_period;
86         input <= '1';
87         wait for clk_period;
88         input <= '0';
89         wait for clk_period;
90         input <= '1';
91         wait for clk_period;
92         input <= '0';
93         wait for clk_period;
94         input <= '1';
95         wait for clk_period;
```

```
Behavioral Check Syntax
Simulate Behavioral Model

96      input <= '1';
97      wait for clk_period;
98      input <= '0';
99      wait for clk_period;
100     input <= '1';
101
102     wait;
103     end process;
104
105 end Behavioral;
```

### WAVEFORM:



### RESULT:-

The VHDL code for Mealy and Moore machine which will detect the sequences 1101 is executed and desired output is obtained.

**CONCLUSION:** Here, I successfully design and check the moore and mealy sequence detector of 1101 sequence.

### DISCUSSION & VIVA VOCE

1. Explain the working of Mealy and Moore.
2. How to design Mealy and Moore in VHDL
3. What are the applications of Mealy and Moore?

### REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture link-  
<https://youtu.be/FZAHhQ1v7B0?list=PL803563859BF7ED8C>