

S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT & RESEARCH, NAGPUR.

Practical No. 05

Aim: Design and Implementation of BCD to 7-Segment decoder on Altera Terasic DE2 development board.

Name of Student : Aadesh Motghare

Roll No. : 41(ET20065)

Semester/Year : 6th Sem/3rd Year

Academic Session : 2022-23

Date of Performance :

Date of Submission :

AIM: Design and Implementation of BCD to 7-Segment decoder on Altera Terasic DE2 development board.

OBJECTIVE:

- To verify the functionality of BCD to 7-Segment converter.
- To model the digital System like LCD display.

SOFTWARE: - Quartus-II.

THEORY:-

Here is a program for BCD to 7-segment display decoder. The module takes 4 bitBCD as input and outputs 7 bit decoded output for driving the display unit. A seven segment display can be used to display decimal digits. They have LED or LCD elements which becomes active when the input is zero. The figure shows how different digits are displayed:




Figure. 1. Convention for Displaying Decimal Digits




Figure 2. Seven-Segment Numerical Display

Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

If you want a decimal number to be displayed using this code then convert the corresponding code into BCD and then instantiate this module for each digit of the BCD code.

TRUTH TABLE:

| BCD | | | | 7-SEGMENT DISPLAY | | | | | | |
|-----|----|----|----|-------------------|---|---|---|---|---|---|
| В3 | B2 | B1 | В0 | A | В | С | D | E | F | G |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |

Table 1. Truth table of BCD to 7-Segment decoder(Common Cathode)

VHDL CODE:-

STEPS FOR PROGRAM:-

Step 1.Library /Package Declaration :Involves declaration of all libraries and respective packages used in the design.

LIBRARY library_name;

USE library_name.package_name.all;

Step 2.Entity:

```
ENTITY entity_name is

PORT(signal_name(s): mode signal_type;

signal_name(s): mode signal_type;

...);
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line.

MODE describes the direction data is transferred through port

- in data flows into the port
- out data flows out of port *only*
- buffer data flows out of port as well as read internally.
- inout bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit single signals that can have logic values 0 and 1.
- bit_vector bus signals(vector form of bit) that can have logic values 0 and 1.
- std_logic part of std_logic_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- std_logic_vector bus signals (vector form of std_logic) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: bit_vector (3 downto 0) or std_logic_vector (3 downto 0).

In order to use std_logic and std_logic_vector we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

LIBRARY ieee;

USE ieee.std_logic_1164.all;

Values for std-logic:

- U un-initialized (undefined logic value)
- X forced unknown logic value
- 0 Logic low
- 1 Logic High
- Z high impedance (tri-

state)

- W weak unknown
- L weak 0
- H weak 1
- don't care value (for synthesis minimization)

Step 3: Architecture Declaration

architecture architecture name of entity_name

architecture_declarative_part;

begin

Statements:

end architecture_name;

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.

Step 4: Simulate the VHDL code and remove the syntax errors if any.


Step 5: Write the testbench and verify the design .

CODE:

View Project Source Process Tools Window Layout Help » 🎤 🔑 🗯 🖟 🖹 🗖 🔁 👂 🗸 💎 🗸 ↔□♂× ₫ 20 library IEEE; use IEEE.STD LOGIC 1164.ALL; Implementation
implementation 21 Þ 22 -- Uncomment the following library declaration if using 23 -- arithmetic functions with Signed or Unsigned values 5 24 --use IEEE.NUMERIC_STD.ALL; d to ssd 25 7a100t-3csq324 26 bcd_ssd_tb - beh (bcd_ssd_tb.vhc 🗠 27 -- Uncomment the following library declaration if instantiating 28 -- any Xilinx primitives in this code. 1 29 --library UNISIM; 30 --use UNISIM.VComponents.all; % 31 % 32 entity bcd_ssd is port(b:in std_logic_vector(3 downto 0); 34 outl:out std_logic_vector(6 downto 0)); (end entity; 35 architecture beh of bcd ssd is 36 37 begin with b SELECT ocesses Running 38 out1<= "0000001" when "0000", 39 bcd ssd tb - beh "1001111" when "0001", 40 "0010010" when "0010", ISim Simulator 41 "0001100" when "0011", 42 Simulate Behavioral Model "1001100" when "0100", 43 "0101000" when "0101" 44 "0100000" when "0110", 45 "0001110" when "0111", 46 "00000000" when "1000", 47 "0001100" when "1001" 48 "1111111" when OTHERS; 49 50 end beh; 51

TESTBENCH:


lavigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\bcd_to_ssd.xise - [bcd_ssd_tb.vhd]



Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

```
b<="0100";
                      33
                                    wait for 100 ns;
                      34
                                       b<="0101";
                      35
                                    wait for 100 ns;
                      36
                                       b<="0110";
                      37
beh
                                    wait for 100 ns;
                      38
                                       b<="0111";
                      39
I Check Syntax
                                    wait for 100 ns;
                      40
Behavioral Model
                                       b<="1000";
                      41
                                    wait for 100 ns;
                      42
                                       b<="1001";
                      43
                      44
                                    wait for 100 ns;
                      45
                                    ASSERT FALSE REPORT "Test done. Open EPWave to see signals." SEVERITY NOTE;
                      47
                                 WAIT:
                      48
                          end process;
                         end beh;
```

WAVEFORM:



RESULT:-

The VHDL code for BCD to 7 segment decoder is executed and desired output is obtained.

CONCLUSION:

Here, I successfully design the BCD to 7 segment decoder and also give the stimulus by writing test bench for it.

Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

DISCUSSION & VIVA VOCE

- 1) Explain the working of BCD to 7-Segment converter.
- 2) How to design BCD to 7-Segment converter in VHDL
- 3) Explain the modeling style used to design BCD to 7-Segment converter.
- 4) What are the applications of BCD to 7-Segment converter.

REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture link https://www.youtube.com/watch?v=vNSIdKqSjO4.

Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur