

S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT & RESEARCH, NAGPUR.

Practical No. 06

Aim: Design and implementation of Arithmetic Logic Unit (ALU) and verify it using test bench.

Name of Student : Aadesh R. Motghare

Roll No. : 41(ET20065)

Semester/Year : 6th Sem/3rd Year

Academic Session : 2022-23

Date of Performance :

Date of Submission :

AIM: Design and implementation of Arithmetic Logic Unit (ALU) and verify it using test bench.

OBJECTIVE:

- To verify the functionality of Arithmetic and Logical Unit.
- To implement and test the circuits which constitute the arithmetic logic circuit(ALU)
- To develop the logic of designing the digital calculator using Arithmetic andLogical Unit.

SOFTWARE: - Xilinx ISE9.1.

THEORY:-

The **ALU** is a digital circuit that provides arithmetic and logic operation It is the fundamental building block of the central processing unit of a computer. ALU performs operations such as addition, subtraction and multiplication of integers and bit-wise AND, OR, NOT, XOR and other Boolean operations.

A modern CPU has a very powerful ALU and it is complex in design. In addition to ALU modern CPU contains a control unit and a set of registers. Most of the operations are performed by one or more ALU's, which load data from the input register. Registers are a small amount of storage available to the CPU. These registers can be accessed very fast. The control unit tells ALU what operation to perform on the available data. After calculation/manipulation, the ALU stores the output in an output register.




Fig 1. Logic diagram of Arithmetic and Logical Unit

Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

UNIT	INSTRUCTION	OPCODE
LOGIC	A and B	000
	A OR C	001
	A NAND B	010
	A NOR B	011
ARITHEMATIC	A + B	100
	A-B	101
	A+1	110
	A-1	111

Fig.2 Example truth table for ALU with 3 bit opcode VHDL CODE

STEPS FOR PROGRAM:-

Step 1.Library /Package Declaration : Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;
USE library_name.package_name.all;
```

Step 2.Entity:

```
ENTITY entity_name is

PORT(signal_name(s): mode signal_type;

signal_name(s): mode signal_type;

...);
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line

MODE describes the direction data is transferred through port

- in data flows into the port
- out data flows out of port *only*
- buffer data flows out of port as well as read

Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

internally.

• inout – bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit single signals that can have logic values 0 and 1.
- bit_vector bus signals(vector form of bit) that can have logic values 0 and 1.
- std_logic part of std_logic_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- std_logic_vector bus signals (vector form of std_logic) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: bit_vector (3 downto 0) or std_logic_vector (3 downto 0).

In order to use std_logic and std_logic_vector we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

LIBRARY ieee;

USE ieee.std_logic_1164.all;

Values for std-logic:

U un-initialized (undefined logic value)

X forced unknown logic value

0 Logic low

1 Logic High

Z high impedance (tri-

state)

W weak unknown

L weak 0

H weak 1

- don't care value (for synthesis minimization)

Step 3: Architecture Declaration

architecture architecture name of entity_name

architecture_declarative_part;

begin

Statements;

end architecture_name;


Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.

Step 4:Simulate the VHDL code and remove the syntax

errors if any

Step 5: Write the testbench and verify the design


CODE:



TESTBENCH:

:t Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\alu_pract\alu_pract.xise - [ALU1_tb.vhd] it View Project Source Process Tools Window Layout Help 26 -- simulation model.) 🔯 Implementation 💿 🏭 Simulation 27 28 LIBRARY ieee; 29 USE ieee.std_logic_1164.ALL; hy 30 USE ieee.numeric_std.ALL; alu_pract 31 ENTITY ALUI_tb IS xc7a100t-3csg324 32 END ALU1 tb; ALU1_tb - behavior (ALU1_tb.vhd) 33 uut - ALU1 - Behavioral (ALU1.vhd) 34 ARCHITECTURE behavior OF ALU1 tb IS A COMPONENT ALU1 35 36 PORT (% 37 inp_a : IN signed(3 downto 0); % 38 inp_b : IN signed(3 downto 0); sel : IN std logic vector(2 downto 0); ⅙ 39 out_alu : OUT signed(3 downto 0) 40 (); 41 9 42 END COMPONENT; 43 --Inputs signal inp_a : signed(3 downto 0) := (others => '0'); 44 Processes Running signal inp_b : signed(3 downto 0) := (others => '0'); 45 signal sel : std_logic_vector(2 downto 0) := (others => '0'); es: ALU1_tb - behavior 46 47 --Outputs **ISim Simulator** 48 signal out_alu : signed(3 downto 0); 🔃 🕢 Behavioral Check Syntax 49 BEGIN Simulate Behavioral Model 50 uut: ALU1 PORT MAP (inp_a => inp_a, 51 inp_b => inp_b, 52 sel => sel, 53 54 out_alu => out_alu 55 56 stim proc: process 57 begin -- hold reset state for 100 ns. 58 59 wait for 100 ns; inp_a <= "1001"; 60 % inp_b <= "1111"; 61 * 62 sel <= "000"; 63 (wait for 100 ns; 64 65 sel <= "001"; 6 wait for 100 ns; 66 sel <= "010": 67 Processes Running 68 wait for 100 ns; sel <= "011"; 69 ses: ALU1_tb - behavior 70 wait for 100 ns; ISim Simulator 71 sel <= "100"; Pehavioral Check Syntax wait for 100 ns; 72 73 sel <= "101"; wait for 100 ns; 74 sel <= "110"; 75 76 wait for 100 ns; sel <= "111"; 77 78 end process; 79 END; 80 81

WAVEFORM:-



RESULT:-

The VHDL code for Arithmetic Logic Unit (ALU) is executed and desired output is obtained.

CONCLUSION:

Here, I successfully design the Arithmatic Logic Unit (ALU) and the Test Bench for the same to check the output.

DISCUSSION & VIVA VOCE

- 1) Explain the working of 8 Bit Arithmetic and Logical Unit.
- 2) How to design Arithmetic and Logical Unit in VHDL
- 3) What are the applications of Arithmetic and Logical Unit.

REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture Link https://www.youtube.com/watch?v=RkAE4zE4uSE.

Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur