



**S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT &
RESEARCH, NAGPUR.**

Practical No. 07

Aim: Design and Simulation of up-down counter and verify it using test bench.

Name of Student : Aadesh R. Motghare
Roll No. : 41(ET20065)
Semester/Year : 6th Sem/3rd Year
Academic Session : 2022-23
Date of Performance :
Date of Submission :

AIM: Design and Simulation of up-down counter and verify it using test bench.

OBJECTIVE:

- To verify the functionality of up-down counter.
- To develop the logic for designing of digital System like traffic signals counter, watches using up-down counter.

SOFTWARE: - Xilinx ISE9.1.

THEORY:-

In digital logic and computing, a counter is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal.

In practice, there are two types of counters:

- Up counters, which increase (increment) in value
- Down counters, which decrease (decrement) in value

A counter that can change state in either direction, under the control of an up-down selector input, is known as an up-down counter. When the selector is in the up state, the counter increments its count and when the selector is in the down state, the counter decrements the count.

Both Synchronous and Asynchronous counters are capable of counting "Up" or counting "Down", but there is another more "Universal" type of counter that can count in both directions either Up or Down depending on the state of their input control pin and these are known as Bidirectional Counters. Bidirectional counters, also known as Up/Down counters, are capable of counting in either direction through any given count sequence and they can be reversed at any point within their count sequence by using an additional control input.

LOGICAL DIAGRAM:-




Fig 1. Logic diagram of up-down counter

TRUTH TABLE:-

Q3	Q2	Q1	Q0	Up counter				Down counter			
0	0	0	0	0	0	0	1	1	1	1	1
0	0	0	1	0	0	1	0	1	1	1	0
0	0	1	0	0	0	1	1	1	1	0	1
0	0	1	1	0	1	0	0	1	1	0	0
0	1	0	0	0	1	0	1	1	0	1	1
0	1	0	1	0	1	1	0	1	0	1	0
0	1	1	0	0	1	1	1	1	0	0	1
0	1	1	1	1	0	0	0	1	0	0	0
1	0	0	0	1	0	0	1	0	1	1	1
1	0	0	1	1	0	1	0	0	1	1	0
1	0	1	0	1	0	1	1	0	1	0	1
1	0	1	1	1	1	0	0	0	1	0	0
1	1	0	0	1	1	0	1	0	0	1	1
1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	0	0	0	0

Table 1. Truth table of 4 bit up-down counter

VHDL CODE

STEPS FOR PROGRAM:-

Step 1. Library /Package Declaration : Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;  
USE library_name.package_name.all;
```

Step 2. Entity:

```
ENTITY entity_name is  
    PORT(signal_name(s): mode signal_type;  
        signal_name(s): mode signal_type;  
        ...);  
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line

MODE describes the direction data is transferred through port

- in – data flows into the port
- out – data flows out of port *only*
- buffer – data flows out of port *as well as read* internally.
- inout – bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit – single signals that can have logic values 0 and 1.
- bit_vector – bus signals(vector form of bit) that can have logic values 0 and 1.
- std_logic – part of std_logic_1164 package of IEEE library. Used to

represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.

- `std_logic_vector` – bus signals (vector form of `std_logic`) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: `bit_vector (3 downto 0)` or `std_logic_vector (3 downto 0)`.

In order to use `std_logic` and `std_logic_vector` we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

```
LIBRARY ieee;
```

```
USE ieee.std_logic_1164.all;
```

Values for std-logic:

U un-initialized (undefined logic value)

X forced unknown logic value

0 Logic low

1 Logic High

Z high impedance (tri-state)

W weak unknown

L weak 0

H weak 1

- don't care value (for synthesis minimization)

Step 3: Architecture Declaration

```
architecture architecture_name of entity_name
```

```
    architecture_declarative_part;
```

```
begin
```

```
    Statements;
```

```
end architecture_name;
```

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the `begin` and `end` keyword. Architecture declarative part may contain variables, constants, or component declaration.

Step 4: Simulate the VHDL code and remove the syntax errors if any.

Step 5: Write the testbench and verify the design

CODE:

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\up_down_counter_pract\up_down_counter_pract.xise - [up_down_counter.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

View: ☐ Implementation ☒ Simulation

Behavioral

Hierarchy

- up_down_counter_pract
 - xc7a100t-3csg324
 - up_down_counter - Behavioral (up_down_coun)

No Processes Running

Processes: up_down_counter - Behavioral

- ISim Simulator
 - Behavioral Check Syntax
 - Simulate Behavioral Model

```
18  --
19  -----
20  library IEEE;
21  use IEEE.STD_LOGIC_1164.ALL;
22  use IEEE.STD_LOGIC_ARITH.ALL;
23  use IEEE.STD_LOGIC_UNSIGNED.ALL;
24  use IEEE.NUMERIC_STD.ALL;
25  -- Uncomment the following library declaration if instantiating
26  -- any Xilinx primitives in this code.
27  --library UNISIM;
28  --use UNISIM.VComponents.all;
29  entity up_down_counter is
30      Port ( clk,rst,updown : in  STD_LOGIC;
31            count : out  STD_LOGIC_VECTOR (3 downto 0));
32  end up_down_counter;
33
34  architecture Behavioral of up_down_counter is
35      signal temp:std_logic_vector(3 downto 0):="0000";
36  begin
37      process(clk,rst)
38      begin
39          if(rst='1')then
40              temp<="0000";
41          elsif(rising_edge(clk))then
42              if(updown='0')then
43                  temp<=temp+1;
44              else
45                  temp<=temp-1;
46              end if;
47          end if;
48      end process;
49      count<=temp;
50  end Behavioral;
```

TESTBENCH:

