



**S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT &
RESEARCH, NAGPUR.**

Practical No. 02

Aim: Design and simulate the VHDL code for Full Adder, 2:4 Decoder and 4:1 MUX.

Name of Student : Aadesh Motghare
Roll No. : 41(ET20065)
Semester/Year : 6th Sem/3rd Year
Academic Session : 2022-23
Date of Performance :
Date of Submission :

2. AIM: Design and simulate the VHDL code for Full Adder, 2:4 Decoder and 4:1 MUX.

OBJECTIVE:

- To verify the functionality of full adder circuit.
- To verify the functionality of 4:1 multiplexer.
- To verify the functionality of 2:4 Decoder

SOFTWARE: - Xilinx ISE14.7.

2.a Full Adder

THEORY:-

A combinational circuit which adds three input bits and produces two output bits is called full adder. The three input bits include two significant bits and a previous carry bit and 2 output bits are sum and carry. A full adder circuit can be implemented with two half adders and one OR gate.

$$\text{Sum} = A \text{ xor } B \text{ xor } C_{in}$$

$$\text{Cout} = A.B + A.C_{in} + B.C_{in}$$

OR

$$\text{Cout} = AB + C_{in}(A \oplus B)$$

BLOCK DIAGRAM




Fig 1. Full Adder

LOGIC DIAGRAM




Fig 2.LogicDiagram of Full Adder

TRUTH TABLE

A	B	C _{in}	Sum	C _{out}
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Table 1: Truth Table of Full Adder

2.b 2 x 4 DECODER

THEORY

A decoder is a combinational logic circuit that converts binary information from 'n' input lines to a maximum of 2^n unique output lines. If the n-bit coded information has unused combinations, the decoder may have fewer than 2^n outputs. A 2 x 4 decoder has 2 inputs and 4 output lines. As can be observed from truth table, depending on the combination of inputs only one output gets activated.

BLOCK DIAGRAM:




FIGURE 3 2x4 DECODER

LOGIC DIAGRAM




FIGURE 4 2 X 4 DECODER CIRCUIT

TRUTH TABLE

Inputs		Output			
A	B	Y0	Y1	Y2	Y3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

TABLE 2 :Truth Table for 2 X 4 DECODER

2.c 4:1 MUX

Theory

An electronic multiplexer can be considered as a multiple-input, single-output Switch. It is used to combines several input information signals to one output Signal. Theinput line to be connected to output line is selected from the status of select lines. The no.of select lines depend upon the no. of input lines to the Multiplexer and are given as

$$N = 2^s$$

Where N => NO of inputs of Mux.

S => No of Select lines

BLOCK DIAGRAM:-




FIG.5 4:1 MUX

LOGIC DIAGRAM




Fig .6 Logic Diagram for 4:1 MUX

TRUTH TABLE

Selection Lines		Output
S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

TABLE 3:truth table for 4:1 MUX

STEPS FOR PROGRAM:-

Step 1. Library /Package Declaration : Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;  
USE library_name.package_name.all;
```

Step 2. Entity:

```
ENTITY entity_name is  
    PORT(signal_name(s): mode signal_type;  
        signal_name(s): mode signal_type;  
        ...);  
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line

MODE describes the direction data is transferred through port

- in – data flows into the port
- out – data flows out of port *only*
- buffer – data flows out of port *as well as read* internally.
- inout – bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit – single signals that can have logic values 0 and 1.
- bit_vector – bus signals(vector form of bit) that can have logic values 0 and 1.
- std_logic – part of std_logic_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- std_logic_vector – bus signals (vector form of std_logic) but IEEE

standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: bit_vector (3 downto 0) or std_logic_vector (3 downto 0).

In order to use std_logic and std_logic_vector we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;
```

Values for std-logic:

U	un-initialized (undefined logic value)
X	forced unknown logic value
0	Logic low
1	Logic High
Z	high impedance (tri- state)
W	weak unknown
L	weak 0
H	weak 1
-	don't care value (for synthesis minimization)

Step 3: Architecture Declaration

```
architecture architecture_name of entity_name  
  
    architecture_declarative_part;  
  
begin  
  
    Statements;  
  
end architecture_name;
```

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.

Step 4: Simulate the VHDL code and remove the syntax

errors if any.

Step 5: Write the testbench and verify the design.

CODE: Full Adder

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\Full_Adder_pract\Full_Adder_pract.xise - [Full_Adder.vhd*]

File Edit View Project Source Process Tools Window Layout Help

Design

Views: Implementation Simulation

Behavioral

Hierarchy

Full_Adder_pract
xc7a100t-3csg324
Full_Adder_tb - behavior (Full_Adder_tb.vhd)
 uut - Full_Adder - behavioural (Full_Adder.v)

No Processes Running

Processes: uut - Full_Adder - behavioural

ISim Simulator
Behavioral Check Syntax
Simulate Behavioral Model

```
9  -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 -----
19 library IEEE;
20 use IEEE.STD_LOGIC_1164.ALL;
21
22 -- Uncomment the following library declaration if using
23 -- arithmetic functions with Signed or Unsigned values
24 --use IEEE.NUMERIC_STD.ALL;
25
26 entity Full_Adder is
27   Port ( A : in STD_LOGIC;
28         B : in STD_LOGIC;
29         Cin : in STD_LOGIC;
30         S : out STD_LOGIC;
31         Cout : out STD_LOGIC);
32 end Full_Adder;
33
34 architecture behavioural of Full_Adder is
35
36 begin
37
38   S <= A XOR B XOR Cin ;
39   Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B) ;
40
41 end behavioural;
42
```


TESTBENCH:

indow Layout Help


```
27 -----
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY Full_Adder_tb IS
36 END Full_Adder_tb;
37
38 ARCHITECTURE behavior OF Full_Adder_tb IS
39
40   -- Component Declaration for the Unit Under Test (UUT)
41
42   COMPONENT Full_Adder
43   PORT(
44     A : IN std_logic;
45     B : IN std_logic;
46     Cin : IN std_logic;
47     S : OUT std_logic;
48     Cout : OUT std_logic
49   );
50   END COMPONENT;
51
52   --Inputs
53   signal A : std_logic := '0';
54   signal B : std_logic := '0';
55   signal Cin : std_logic := '0';
56
57   --Outputs
58   signal S : std_logic;
59   signal Cout : std_logic;
60
61   -- No clocks detected in port list. Replace <clock> below with
62   -- appropriate port name
63
64 BEGIN
```

```
61  -- Instantiate the Unit Under Test (UUT)
62  uut: Full_Adder PORT MAP (
63      A => A,
64      B => B,
65      Cin => Cin,
66      S => S,
67      Cout => Cout
68  );
69  -- Stimulus process
70  stim_proc: process
71  begin
72      -- hold reset state for 100 ns.
73      wait for 100 ns;
74      B <= '0';
75      Cin <= '0';
76      wait for 10 ns;
77
78      A <= '0';
79      B <= '1';
80      Cin <= '0';
81      wait for 10 ns;
82
83      A <= '1';
84      B <= '1';
85      Cin <= '0';
86      wait for 10 ns;
87
88      A <= '0';
89      B <= '0';
90      Cin <= '1';
91      wait for 10 ns;
92
93      A <= '1';
94      B <= '0';
95
96      Cin <= '1';
97      wait for 10 ns;
98
99      A <= '0';
100     B <= '1';
101     Cin <= '1';
102     wait for 10 ns;
103
104     A <= '1';
105     B <= '1';
106     Cin <= '1';
107     wait for 10 ns;
108 end process;
109 END;
```


SIMULATION WAVEFORM:-



CODE:Decoder 2:4




TESTBENCH:



```
61 a <= "00";
62
63 wait for 100 ns;
64
65 a <= "01";
66
67 wait for 100 ns;
68
69 a <= "10";
70
71 wait for 100 ns;
72
73 a <= "11";
74
75 wait;
76 end process;
77
78 END;|
79
```

SIMULATION WAVEFORM:-





CODE: 4:1 MULTIPLEXER


ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\mux41_pract\mux41_pract.xise - [mux41.vhd*]

```
File Edit View Project Source Process Tools Window Layout Help
Design
View: Implementation Simulation
Behavioral
Hierarchy
mux41_pract
xc7a100t-3csg324
mux41_tb - behavior (mux41_tb.vhd)
  uut - mux41 - behaviour (mux41.vhd)
Processes: uut - mux41 - behaviour
  ISim Simulator
  Behavioral Check Syntax
  Simulate Behavioral Model
29 --library UNISIM;
30 --use UNISIM.VComponents.all;-----
31
32 library IEEE;
33 use IEEE.STD_LOGIC_1164.all;
34
35 entity mux41 is
36 port(
37     A,B,C,D : in STD_LOGIC;
38     S0,S1: in STD_LOGIC;
39     Z: out STD_LOGIC
40 );
41 end mux41;
42
43 architecture behaviour of mux41 is
44 begin
45 process (A,B,C,D,S0,S1) is
46 begin
47     if (S0 = '0' and S1 = '0') then
48         Z <= A;
49     elsif (S0 = '1' and S1 = '0') then
50         Z <= B;
51     elsif (S0 = '0' and S1 = '1') then
52         Z <= C;
53     else
54         Z <= D;
55     end if;
56 end process;
57 end behaviour;
58
59 end mux41;
60
61
```

TESTBENCH:



SIMULATION WAVEFORM:-



RESULT:-

The VHDL code for Full Adder, 2:4 Decoder and 4:1 MUX is executed and desired output is obtained.

CONCLUSION:

Here, I successfully designed and test the Full Adder, 2:4 Decoder and 4:1 Multiplexer in VHDL code.

DISCUSSION & VIVA VOCE

- 1) What is BCD adder?
- 2) Design a 4 x16 decoder using 3x8 Decoder(s).
- 3) Difference between MUX and DEMUX.

REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture link- [Lecture 4 - Combinatioal Circuits - YouTube](#)