



**S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT &
RESEARCH, NAGPUR.**

Practical No. 04

Aim: Write behavioural VHDL program for 4-bit Shift register.

Name of Student : Aadesh R. Motghare

Roll No. : 41(ET20065)

Semester/Year : 6th Sem/3rd Year

Academic Session : 2022-23

Date of Performance :

Date of Submission :

AIM: Write behavioural VHDL program for 4-bit Shift register.

OBJECTIVE:

- To verify the functionality of shift register.
- To design a digital system using shift register.

SOFTWARE: - Xilinx ISE14.7.

THEORY:-

SHIFT REGISTER

A flip flop is capable of storing one bit of information. A register is a group of flip flops. So an n-bit register consists of a group of n flip flops. This n bit register can store n-bit information. The information in these registers can be transferred by connecting the flip flops. These connected flip flops are known as shift registers and the bits stored in such registers can be made to move within the registers and in/out of the registers by applying clock pulses.

Shift registers are basically of 4 types. These are:

1. Serial In Serial Out shift register
2. Serial In parallel Out shift register
3. Parallel In Serial Out shift register
4. Parallel In parallel Out shift register

Serial In Serial Out shift register (SISO)

The shift register, which allows serial input and produces a serial output is known as Serial-In Serial-Out shift register.

So SISO shift register has one data input line and one data output line.

The logic circuit below shows a 4 bit SISO shift register. It consists of 4 D FFs which are serially connected and driven by a common clock(clk) signal. The reset (rst) signal is connected in addition to the clock signal to all the 4 flip flops in order to RESET them. Serial Input is given through the din and serial output taken through dout.




Fig 1. 4 bit SISO shift register

Serial-In Parallel-Out Shift Register (SIPO)

The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register

The logic circuit below shows a 4 bit SIPO shift register. It consists of 4 DFFs connected as shown in fig2. ,all flip flops are driven by same clock (clk) signal. The reset (rst) signal is connected in addition to the clock signal to all the 4 flip flops in order to RESET them.

Serial input is given through din and Q3,Q2, Q1,Q0 are parallel data output lines.

So SIPO shift register has one data input line and 4 (n)data output lines.




Fig 2: 4 bit SIPO shift register

Parallel In Serial Out

The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and produces a serial output is known as Parallel-In Serial-Out shift register.

The logic circuit shown in fig.3 shows a 4 bit PISO register. It consists of 4 DFFs connected as shown in the fig,all flip flops driven by same clock signal clk. It also has rst input to reset the output. The parallel inputs are given through 2x1 MUX's to each of the flip flops individually. The other input of MUX is connected to output of the previous flip flop as can be seen the fig.2. The output of the MUX is connected to the input of next flip flop.

D3,D2,D1,D0 are the parallel inputs and **SO** is the serial output.

LD/SH signal loads the data into flip flops when 1 and shifts the data when 0.




Fig 3. 4 bit PISO shift register

Parallel-In Parallel-Out Shift Register (PIPO) –

The shift register, which allows parallel input (data is given separately to each flip flop and in a simultaneous manner) and also produces a parallel output is known as Parallel-In parallel-Out shift register.

The logic circuit given below in fig.4 shows a parallel-in-parallel-out shift register. The circuit consists of four D flip-flops which are connected. The reset (rst) signal and clock(clk) signals are connected to all the 4 flip flops. In this type of register, there are no interconnections between the individual flip-flops since no serial shifting of the data is required. Data is given as input separately for each flip flop and in the same way, output also collected individually from each flip flop.

D3,D2,D1,D0 are parallel inputs.

Q3,Q2,Q1,Q0 are parallel output.




Fig 4. 4 bit PIPO shift register

VHDL CODE:-

STEPS FOR PROGRAM:-

Step 1. Library /Package Declaration : Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;  
USE library_name.package_name.all;
```

Step 2. Entity:

```
ENTITY entity_name is  
    PORT(signal_name(s): mode signal_type;  
         signal_name(s): mode signal_type;  
         ...);  
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line.

MODE describes the direction data is transferred through port

- in – data flows into the port
- out – data flows out of port *only*
- buffer – data flows out of port *as well as read* internally.
- inout – bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit – single signals that can have logic values 0 and 1.
- bit_vector – bus signals(vector form of bit) that can have logic values 0 and 1.
- std_logic – part of std_logic_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- std_logic_vector – bus signals (vector form of std_logic) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: bit_vector (3 downto 0) or std_logic_vector (3 downto 0).

In order to use std_logic and std_logic_vector we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;
```

Values for std-logic:

U	un-initialized (undefined logic value)
X	forced unknown logic value
0	Logic low
1	Logic High
Z	high impedance (tri-state)
W	weak unknown
L	weak 0
H	weak 1
-	don't care value (for synthesis minimization)

Step 3: Architecture Declaration


```
architecture architecture_name of entity_name  
  
    architecture_declarative_part;  
  
begin  
  
    Statements;  
  
end architecture_name;
```

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.

Step 4: Simulate the VHDL code and remove the syntax errors if any.

Step 5: Write the testbench and verify the design .


CODE: SISO Shift Register



```
ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\siso_pract\siso_pract.xise - [ShiftRegister_SISO.vhd]  
File Edit View Project Source Process Tools Window Layout Help  
Design  
View: Implementation Simulation  
Behavioral  
Hierarchy  
  siso_pract  
    xc7a100t-3csg324  
      ShiftRegister_SISO - Behavioral (ShiftRegister_SISO.vhd)  
Processes: ShiftRegister_SISO - Behavioral  
  ISim Simulator  
    Behavioral Check Syntax  
    Simulate Behavioral Model  
18 --  
19 -----  
20 library IEEE;  
21 use IEEE.STD_LOGIC_1164.ALL;  
22  
23 -- Uncomment the following library declaration if using  
24 -- arithmetic functions with Signed or Unsigned values  
25 --use IEEE.NUMERIC_STD.ALL;  
26  
27 entity ShiftRegister_SISO is  
28     port (  
29         clk      : in  std_logic;  
30         reset    : in  std_logic;  
31         serial_in : in  std_logic;  
32         serial_out : out std_logic  
33     );  
34 end entity ShiftRegister_SISO;  
35  
36 architecture Behavioral of ShiftRegister_SISO is  
37     signal shift_reg: std_logic_vector(3 downto 0);  
38 begin  
39     process(clk, reset)  
40     begin  
41         if reset = '1' then  
42             shift_reg <= (others => '0');  
43         elsif rising_edge(clk) then  
44             shift_reg <= serial_in & shift_reg(3 downto 1);  
45         end if;  
46     end process;  
47  
48     serial_out <= shift_reg(0);  
49 end architecture Behavioral;  
50  
51
```


TESTBENCH:

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\siso_pract\siso_pract.xise - [ShiftRegister_SISO_tb.vhd]




The screenshot displays the ISE Project Navigator interface. The left pane shows the project hierarchy with 'ShiftRegister_SISO_tb - Behavioral (ShiftRegister)' selected. The right pane shows the VHDL code for the testbench.

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY ShiftRegister_SISO_tb IS
36 END ShiftRegister_SISO_tb;
37
38 architecture Behavioral of ShiftRegister_SISO_tb is
39     constant clk_period: time := 10 ns;
40
41     signal clk: std_logic := '0';
42     signal reset: std_logic := '1';
43     signal serial_in: std_logic := '0';
44     signal serial_out: std_logic;
45
46     component ShiftRegister_SISO is
47     port (
48         clk          : in  std_logic;
49         reset         : in  std_logic;
50         serial_in     : in  std_logic;
51         serial_out    : out std_logic
52     );
53     end component;
54
55 begin
56     DUT: ShiftRegister_SISO
57     port map (
58         clk      => clk,
59         reset    => reset,
60         serial_in => serial_in,
61         serial_out => serial_out
62     );
63
64     clk_process: process
65     begin
66         while now < 100 ns loop
67             clk <= '0';
68             wait for clk_period/2;
69             clk <= '1';
70             wait for clk_period/2;
71         end loop;
72         wait;
73     end process;
74
75     stimulus_process: process
76     begin
77         reset <= '1';
78         wait for 20 ns;
79         reset <= '0';
80
81         wait for clk_period;
82
83         serial_in <= '1';
84         wait for clk_period;
85         serial_in <= '0';
86         wait for clk_period;
87         serial_in <= '1';
88         wait for clk_period;
89         serial_in <= '0';
90         wait for clk_period;
91         serial_in <= '1';
92         wait for clk_period;
93         serial_in <= '1';
94         wait for clk_period;
95         serial_in <= '0';
```





WAVEFORM:




CODE: PIPO Shift Register

Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\pipo_pract\pipo_pract.xise - [ShiftRegister_PIPO.vhd]



TESTBENCH:


ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD pracs\pipo_pract\pipo_pract.xise - [ShiftRegister_PIPO_tb.vhd]



The screenshot displays the ISE Project Navigator interface. The left pane shows the project hierarchy with 'ShiftRegister_PIPO_tb - Behavioral (ShiftRegister_PIPO)' selected. The right pane shows the VHDL code for the testbench.

```
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY ShiftRegister_PIPO_tb IS
36 END ShiftRegister_PIPO_tb;
37
38
39 architecture Behavioral of ShiftRegister_PIPO_tb is
40     constant clk_period: time := 10 ns;
41
42     signal clk: std_logic := '0';
43     signal reset: std_logic := '1';
44     signal parallel_in: std_logic_vector(3 downto 0) := (others => '0');
45     signal parallel_out: std_logic_vector(3 downto 0);
46
47     component ShiftRegister_PIPO is
48     port (
49         clk          : in std_logic;
50         reset         : in std_logic;
51         parallel_in   : in std_logic_vector(3 downto 0);
52         parallel_out  : out std_logic_vector(3 downto 0)
53     );
54 end component;
55
56 begin
57     DUT: ShiftRegister_PIPO
58     port map (
59         clk          => clk,
60         reset        => reset,
61         parallel_in   => parallel_in,
62         parallel_out  => parallel_out
63     );
64
65     clk_process: process
66     begin
67         while now < 100 ns loop
68             clk <= '0';
69             wait for clk_period/2;
70             clk <= '1';
71             wait for clk_period/2;
72         end loop;
73     wait;
74 end process;
75
76     stimulus_process: process
77     begin
78         reset <= '1';
79         wait for 20 ns;
80         reset <= '0';
81
82         wait for clk_period;
83
84         parallel_in <= "1010";
85         wait for clk_period;
86         parallel_in <= "0110";
87         wait for clk_period;
88         parallel_in <= "1111";
89         wait for clk_period;
90         parallel_in <= "0011";
91         wait for clk_period;
92         wait;
93     end process;
94 end architecture Behavioral;
```

WAVEFORM:



RESULT:-

The VHDL code for shift register is executed and desired output is obtained.

CONCLUSION:

Here, I successfully design the serial in serial out shift register and parallel in parallel out shift register with their test benches to give stimulus.

DISCUSSION & VIVA VOCE

- 1) Design a universal shift register.
- 2) What are the applications of Shift registers.?
- 3) How to design serial adder using shift register?

REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture link-
<https://youtu.be/Iecj9xmIfXM?list=PL803563859BF7ED8C>