



**S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT &
RESEARCH, NAGPUR.**

Practical No. 06

Aim: Design and implementation of Arithmetic Logic Unit (ALU) and verify it using test bench.

Name of Student : Aadesh R. Motghare

Roll No. : 41(ET20065)

Semester/Year : 6th Sem/3rd Year

Academic Session : 2022-23

Date of Performance :

Date of Submission :

AIM: Design and implementation of Arithmetic Logic Unit (ALU) and verify it using test bench.

OBJECTIVE:

- To verify the functionality of Arithmetic and Logical Unit.
- To implement and test the circuits which constitute the arithmetic logic circuit(ALU)
- To develop the logic of designing the digital calculator using Arithmetic and Logical Unit.

SOFTWARE: - Xilinx ISE9.1.

THEORY:-

The **ALU** is a digital circuit that provides arithmetic and logic operation. It is the fundamental building block of the central processing unit of a computer. ALU performs operations such as addition, subtraction and multiplication of integers and bit-wise AND, OR, NOT, XOR and other Boolean operations.

A modern CPU has a very powerful ALU and it is complex in design. In addition to ALU, modern CPU contains a control unit and a set of registers. Most of the operations are performed by one or more ALU's, which load data from the input register. Registers are a small amount of storage available to the CPU. These registers can be accessed very fast. The control unit tells ALU what operation to perform on the available data. After calculation/manipulation, the ALU stores the output in an output register.




Fig 1. Logic diagram of Arithmetic and Logical Unit

UNIT	INSTRUCTION	OPCODE
LOGIC	A and B	000
	A OR C	001
	A NAND B	010
	A NOR B	011
ARITHMETIC	A + B	100
	A-B	101
	A+1	110
	A-1	111

Fig.2 Example truth table for ALU with 3 bit opcode
VHDL CODE

STEPS FOR PROGRAM:-

Step 1.Library /Package Declaration :Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;  
USE library_name.package_name.all;
```

Step 2.Entity:

```
ENTITY entity_name is  
    PORT(signal_name(s): mode signal_type;  
        signal_name(s): mode signal_type;  
        ...);  
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line

MODE describes the direction data is transferred through port

- in – data flows into the port
- out – data flows out of port *only*
- buffer – data flows out of port *as well as read*

internally.

- inout – bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit – single signals that can have logic values 0 and 1.
- bit_vector – bus signals(vector form of bit) that can have logic values 0 and 1.
- std_logic – part of std_logic_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- std_logic_vector – bus signals (vector form of std_logic) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: bit_vector (3 downto 0) or std_logic_vector (3 downto 0).

In order to use std_logic and std_logic_vector we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;
```

Values for std-logic:

U	un-initialized (undefined logic value)
X	forced unknown logic value
0	Logic low
1	Logic High
Z	high impedance (tri-state)
W	weak unknown
L	weak 0
H	weak 1
-	don't care value (for synthesis minimization)

Step 3: Architecture Declaration

```
architecture architecture_name of entity_name  
  
    architecture_declarative_part;  
  
begin  
  
    Statements;  
  
end architecture_name;
```

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.


Step 4: Simulate the VHDL code and remove the syntax

errors if any

Step 5: Write the testbench and verify the design

CODE:

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\alu_pract\alu_pract.xise - [ALU1.vhd*]



The screenshot shows the ISE Project Navigator with the project hierarchy on the left. The 'Behavioral' view is selected, showing the 'alu_pract' project containing 'xc7a100t-3csg324' and 'ALU1 - Behavioral (ALU1.vhd)'. The 'Simulation' tab is active, showing 'No Processes Running' for 'Processes: ALU1 - Behavioral'. The 'Behavioral Check Syntax' and 'Simulate Behavioral Model' options are visible. The main editor displays the VHDL code for the ALU1 entity.

```
19
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.NUMERIC_STD.ALL;
23 entity ALU1 is
24     Port ( inp_a : in signed(3 downto 0);
25           inp_b : in signed(3 downto 0);
26           sel : in STD_LOGIC_VECTOR (2 downto 0);
27           out_alu : out signed(3 downto 0));
28 end ALU1;
29
30 architecture Behavioral of ALU1 is
31     begin
32         process(inp_a, inp_b, sel)
33         begin
34             case sel is
35                 when "000" =>
36                     out_alu<= inp_a + inp_b; --addition
37                 when "001" =>
38                     out_alu<= inp_a - inp_b; --subtraction
39                 when "010" =>
40                     out_alu<= inp_a - 1; --sub 1
41                 when "011" =>
42                     out_alu<= inp_a + 1; --add 1
43                 when "100" =>
44                     out_alu<= inp_a and inp_b; --AND gate
45                 when "101" =>
46                     out_alu<= inp_a or inp_b; --OR gate
47                 when "110" =>
48                     out_alu<= not inp_a ; --NOT gate
49                 when "111" =>
50                     out_alu<= inp_a xor inp_b; --XOR gate
51                 when others =>
52                     NULL;
53             end case;
54         end process;
55     end Behavioral;
56
57
58
```

TESTBENCH:


it Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD pracs\alu_pract\alu_pract.xise - [ALU1_tb.vhd]

The screenshot displays the Icarus Verilog IDE with the following components:

- File Navigator:** Shows the project structure with files like `alu_pract`, `xc7a100t-3csg324`, `ALU1_tb - behavior (ALU1_tb.vhd)`, and `uut - ALU1 - Behavioral (ALU1.vhd)`.
- Processes Running:** Lists the simulation process `ALU1_tb - behavior` using the `ISim Simulator`. It includes buttons for `Behavioral Check Syntax` and `Simulate Behavioral Model`.
- Code Editor:** Contains the Verilog testbench code for `ALU1_tb.vhd`.

```
26 -- simulation model.
27
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30 USE ieee.numeric_std.ALL;
31 ENTITY ALU1_tb IS
32 END ALU1_tb;
33
34 ARCHITECTURE behavior OF ALU1_tb IS
35 COMPONENT ALU1
36 PORT(
37     inp_a : IN signed(3 downto 0);
38     inp_b : IN signed(3 downto 0);
39     sel : IN std_logic_vector(2 downto 0);
40     out_alu : OUT signed(3 downto 0)
41 );
42 END COMPONENT;
43 --Inputs
44 signal inp_a : signed(3 downto 0) := (others => '0');
45 signal inp_b : signed(3 downto 0) := (others => '0');
46 signal sel : std_logic_vector(2 downto 0) := (others => '0');
47 --Outputs
48 signal out_alu : signed(3 downto 0);
49 BEGIN
50     uut: ALU1 PORT MAP (
51         inp_a => inp_a,
52         inp_b => inp_b,
53         sel => sel,
54         out_alu => out_alu
55     );
56 stim_proc: process
57 begin
58     -- hold reset state for 100 ns.
59     wait for 100 ns;
60     inp_a <= "1001";
61     inp_b <= "1111";
62
63     sel <= "000";
64     wait for 100 ns;
65     sel <= "001";
66     wait for 100 ns;
67     sel <= "010";
68     wait for 100 ns;
69     sel <= "011";
70     wait for 100 ns;
71     sel <= "100";
72     wait for 100 ns;
73     sel <= "101";
74     wait for 100 ns;
75     sel <= "110";
76     wait for 100 ns;
77     sel <= "111";
78 end process;
79
80 END;
81
82
```

WAVEFORM:-



RESULT:-

The VHDL code for Arithmetic Logic Unit (ALU) is executed and desired output is obtained.

CONCLUSION:

Here, I successfully design the Arithmetic Logic Unit (ALU) and the Test Bench for the same to check the output.

DISCUSSION & VIVA VOCE

- 1) Explain the working of 8 Bit Arithmetic and Logical Unit.
- 2) How to design Arithmetic and Logical Unit in VHDL
- 3) What are the applications of Arithmetic and Logical Unit.

REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture Link <https://www.youtube.com/watch?v=RkAE4zE4uSE>.