

S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT & RESEARCH, NAGPUR.

Practical No. 03

Aim: Design and Simulation of Flip Flops and verify it using test bench

Name of Student : Aadesh Motghare

Roll No. : 41(ET20065)

Semester/Year : 6th Sem/3rd Year

Academic Session : 2022-23

Date of Performance :

Date of Submission :

AIM: Design and Simulation of flip flops and verify it using test bench

OBJECTIVE:

- To verify the functionality of all Flips Flops
- To build and test various sequential logic circuits.

SOFTWARE: - Xilinx ISE9.1.

THEORY:-

Flips flops are indispendable building blocks for sequential circuits. Latches are also used occasionally in sequential circuits. The fundamental difference between latches and flip flops is that while latches are level sensitive, flip flops are edge sensitive. This means that a latch is transparent during the whole time in which clock is '1'(positive level sensitive) and opaque when the clock is '0'(vice versa for negative level sensitive latch), while a flip flop is transparent only during one of the clock transitions, either from '0' to '1' called positive edge triggered or from '1' to '0' called negative edge triggered.

There are 4 types of flip flops

- SR flip flop(SRFF)
- JK flip flop(JKFF)
- D flip flop(DFF)
- T flip flop(TFF)

S R FLIP FLOP

A positive edge triggered SR FF with clock clk is shown in figures below. Fig 1.a shows circuit symbol and fig 1.b shows the circuit diagram.

Flip flop has 2 outputs Q and Q bar. The output Q follows the SR input according to the truth table given below when there is a positive edge at the clock input . The output Q bar is complement of Q.




Fig 1 a. S R FLIP FLOP circuit symbol




Fig 1 b. S R FLIP FLOP circuit diagram

Truth Table			
Clk	S	R	Q(n+1)
-	X	X	Qn
↑	0	0	Qn
↑	0	1	0
↑	1	0	1
	1	1	Involid

Table 1: Truth Table of S R flip flop

J K FLIP FLOP

A positive edge triggered J K flip flop with clock clk is shown below. It has 2 outputs Q and Q which vary depending on the combination of J and K as per truth table shown in table 2.




Fig 2.a Circuit symbol for J K flip flop




Fig 2.b Circuit diagram for J K flip flop

Truth Table

Clk	J	K	Q(n+1)
-	X	X	Qn
↑	0	0	Qn
†	0	1	0
1	1	0	1
f	1	1	

Table 2: Truth Table of J K flip flop

D FLIP FLOP

A positive edge triggered D FF with clock clk is shown in Figure 1.

Flip flop has 2 outputs Q and Q bar. The output Q follows the D input when there is a positive edge at the clock input. The output Qbar is not of Q.




Fig 3.a D FLIP FLOP circuit symbol




Fig 3.b D FLIP FLOP circuit diagram

Truth Table

Clk	D	Q(n+1)
-	X	Qn
↑	0	0
↑	1	1

Table 3: Truth Table of D flip flop

T flip flop

A positive edge triggered T FF with clock clk is shown in fig 4 below.

Flip flop has 2 outputs Q and Q bar. The output Q follows the T input as per the truth table 4 when there is a positive edge at the clock input . The output Q bar is complement of Q.




Fig 4. Circuit Symbol for T flip flop

Truth Table

clk	T	Q(n+1)
	X	Qn
↑	0	Qn
†	1	Qn

Table 4: Truth Table of T flip flop

VHDL Code

STEPS FOR PROGRAM:-

Step 1.Library /Package Declaration :Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;
USE library_name.package_name.all;
```

Step 2.Entity:

```
ENTITY entity_name is

PORT(signal_name(s): mode signal_type;

signal_name(s): mode signal_type;

...);
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line.

MODE describes the direction data is transferred through port

- in data flows into the port
- out data flows out of port *only*
- buffer data flows out of port as well as read internally.
- inout bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit single signals that can have logic values 0 and 1.
- bit_vector bus signals(vector form of bit) that can have logic values 0 and 1.

- std_logic part of std_logic_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- std_logic_vector bus signals (vector form of std_logic) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: bit_vector (3 downto 0) or std_logic_vector (3 downto 0).

In order to use std_logic and std_logic_vector we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

LIBRARY ieee:

USE ieee.std_logic_1164.all;

Values for std-logic:

U un-initialized (undefined logic value)

X forced unknown logic value

0 Logic low

1 Logic High

Z high impedance (tri-

state)

W weak unknown

L weak 0

H weak 1

- don't care value (for synthesis minimization)

Step 3: Architecture Declaration

architecture architecture name of entity_name

architecture_declarative_part;

begin

Statements;


end architecture name;

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.


Step 4: Simulate the VHDL code and remove the syntax

errors if any.

Step 5: Write the testbench and verify the design CODE: SR flip flop




2) JK Flip-Flop




Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

3) D Flip-Flop




4) T Flip-Flop




TESTBENCH:


1) SR Flip-Flop




2) JK Flip-Flop



3) D Flip-Flop




4) T Flip-Flop



SIMULATION WAVEFORM OF FLIP FLOPS


1) SR Flip-Flop




2) JK Flip-Flop



3) D Flip-Flop



4) T Flip-Flop



RESULT:-

The VHDL code for all the flip flops are executed and desired output is obtained.

CONCLUSION:

Here, I successfully Design SR flip flop(SRFF), JK flip flop(JKFF), D flip flop(DFF), T flip flop(TFF) and test bench for the same.

DISCUSSION & VIVA VOCE

- 1) Design T Flip flop using S R flip flop.
- 2) Design 4 bit shift register using flip flop.
- 3) Design up counter using flip flops.

REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture link https://www.youtube.com/watch?v=2ecMG_OciLo.