



**S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT &
RESEARCH, NAGPUR.**

Practical No. 03

Aim: Design and Simulation of Flip Flops and verify it using test bench

Name of Student : Aadesh Motghare
Roll No. : 41(ET20065)
Semester/Year : 6th Sem/3rd Year
Academic Session : 2022-23
Date of Performance :
Date of Submission :

AIM: Design and Simulation of flip flops and verify it using test bench

OBJECTIVE:

- To verify the functionality of all Flips Flops
- To build and test various sequential logic circuits.

SOFTWARE: - Xilinx ISE9.1.

THEORY:-

Flips flops are indispensable building blocks for sequential circuits. Latches are also used occasionally in sequential circuits. The fundamental difference between latches and flip flops is that while latches are level sensitive, flip flops are edge sensitive. This means that a latch is transparent during the whole time in which clock is '1' (positive level sensitive) and opaque when the clock is '0' (vice versa for negative level sensitive latch), while a flip flop is transparent only during one of the clock transitions, either from '0' to '1' called positive edge triggered or from '1' to '0' called negative edge triggered.

There are 4 types of flip flops

- SR flip flop (SRFF)
- JK flip flop (JKFF)
- D flip flop (DFF)
- T flip flop (TFF)

S R FLIP FLOP

A positive edge triggered SR FF with clock clk is shown in figures below. Fig 1.a shows circuit symbol and fig 1.b shows the circuit diagram.

Flip flop has 2 outputs Q and Q bar. The output Q follows the SR input according to the truth table given below when there is a positive edge at the clock input. The output Qbar is complement of Q.




Fig 1 a. S R FLIP FLOP circuit symbol




Fig 1 b. S R FLIP FLOP circuit diagram

Truth Table

Clk	S	R	Q(n+1)
-	X	X	Q _n
	0	0	Q _n
	0	1	0
	1	0	1
	1	1	Invalid

Table 1: Truth Table of S R flip flop

J K FLIP FLOP

A positive edge triggered J K flip flop with clock clk is shown below. It has 2 outputs Q and \bar{Q} which vary depending on the combination of J and K as per truth table shown in table 2.




Fig 2.a Circuit symbol for J K flip flop




Fig 2.b Circuit diagram for J K flip flop

Truth Table

Clk	J	K	Q(n+1)
-	X	X	Q _n
	0	0	Q _n
	0	1	0
	1	0	1
	1	1	$\overline{Q_n}$

Table 2: Truth Table of J K flip flop

D FLIP FLOP

A positive edge triggered D FF with clock clk is shown in Figure 1.

Flip flop has 2 outputs Q and Q bar. The output Q follows the D input when there is a positive edge at the clock input. The output Qbar is not of Q.




Fig 3.a D FLIP FLOP circuit symbol




Fig 3.b D FLIP FLOP circuit diagram

Truth Table



Clk	D	Q(n+1)
-	x	Q _n
	0	0
	1	1

Table 3: Truth Table of D flip flop

T flip flop

A positive edge triggered T FF with clock clk is shown in fig 4 below.

Flip flop has 2 outputs Q and Q bar. The output Q follows the T input as per the truth table 4 when there is a positive edge at the clock input. The output Qbar is complement of Q.




Fig 4. Circuit Symbol for T flip flop

Truth Table



clk	T	Q(n+1)
--	x	Q _n
	0	Q _n
	1	\bar{Q}_n

Table 4: Truth Table of T flip flop

VHDL Code

STEPS FOR PROGRAM:-

Step 1. Library /Package Declaration : Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;  
USE library_name.package_name.all;
```

Step 2. Entity:

```
ENTITY entity_name is  
    PORT(signal_name(s): mode signal_type;  
        signal_name(s): mode signal_type;  
        ...);  
end ENTITY entity_name;
```

Signals of the same mode and signal_type can be grouped on 1 line.

MODE describes the direction data is transferred through port

- in – data flows into the port
- out – data flows out of port *only*
- buffer – data flows out of port *as well as read* internally.
- inout – bi-directional data flow into and out of port

SIGNAL_TYPE defines the data type for the signal(s)

- bit – single signals that can have logic values 0 and 1.
- bit_vector – bus signals(vector form of bit) that can have logic values 0 and 1.

- `std_logic` – part of `std_logic_1164` package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- `std_logic_vector` – bus signals (vector form of `std_logic`) but IEEE standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: `bit_vector (3 downto 0)` or `std_logic_vector (3 downto 0)`.

In order to use `std_logic` and `std_logic_vector` we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

```
LIBRARY ieee;  
USE ieee.std_logic_1164.all;
```

Values for std-logic:

U	un-initialized (undefined logic value)
X	forced unknown logic value
0	Logic low
1	Logic High
Z	high impedance (tri-state)
W	weak unknown
L	weak 0
H	weak 1
-	don't care value (for synthesis minimization)

Step 3: Architecture Declaration

```
architecture architecture_name of entity_name  
  
    architecture_declarative_part;  
  
begin  
  
    Statements;  
  
end architecture_name;
```

Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the `begin` and `end` keyword. Architecture declarative part may contain variables, constants, or component declaration.


Step 4: Simulate the VHDL code and remove the syntax

errors if any.

Step 5: Write the testbench and verify the design

CODE: SR flip flop


Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\sr_flip_flop_pract\sr_flip_flop_pract.xise - [SR_ff.vhd*]

The screenshot shows the Project Navigator on the left with the file tree expanded to 'SR_ff - Behavioral (SR_ff.vhd)'. The main editor window displays the VHDL code for the SR flip flop. The code includes a library declaration for IEEE, use clauses for STD_LOGIC_1164.ALL, STD_LOGIC_ARITH.ALL, and STD_LOGIC_UNSIGNED.ALL. It defines an entity SR_ff with ports S, R, RST, CLK as input STD_LOGIC and Q, Qb as output STD_LOGIC. The architecture Behavioral of SR_ff is implemented in a process block with a loop that checks for reset (RST = '1'), sets Q to '0' or Qb to '1' based on S and R inputs, and updates Q and Qb based on the SR inputs when RST is not '1'.

```
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24 -- Uncomment the following library declaration if using
25 -- arithmetic functions with Signed or Unsigned values
26 --use IEEE.NUMERIC_STD.ALL;
27
28 entity SR_ff is
29     Port ( S,R,RST,CLK : in  STD_LOGIC;
30           Q,Qb : out STD_LOGIC);
31 end SR_ff;
32 architecture Behavioral of SR_ff is
33 begin
34     process (S,R,RST,CLK)
35     begin
36         if (RST = '1') then
37             Q <= '0';
38         elsif (RISING_EDGE(CLK)) then
39             if (S /= R) then
40                 Q <= S;
41                 Qb <= R;
42             elsif (S = '1' AND R = '1') then
43                 Q <= 'Z';
44                 Qb <= 'Z';
45             end if;
46         end if;
47     end process;
48 end Behavioral;
```


2) JK Flip-Flop

Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\jk_ff_pract\jk_ff_pract.xise - [JK_ff.vhd]


The screenshot shows the Project Navigator on the left with the file tree expanded to 'JK_ff - behavioral (JK_ff.vhd)'. The main editor window displays the VHDL code for the JK flip flop. The code includes a library declaration for IEEE, use clauses for STD_LOGIC_1164.ALL, STD_LOGIC_ARITH.ALL, and STD_LOGIC_UNSIGNED.ALL. It defines an entity JK_ff with ports J, K, clk, rst as input std_logic and Q, Qbar as output std_logic. The architecture behavioral of JK_ff is implemented in a process block with a loop that checks for reset (rst = '1') and updates Q and Qbar based on the JK inputs and the current state of Q and Qbar. The code uses a variable qn to store the next state of Q.

```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 entity JK_ff is
26     port( J, K, clk, rst : in std_logic;
27           Q, Qbar : out std_logic);
28 end JK_ff;
29 architecture behavioral of JK_ff is
30 begin
31     process(clk, rst)
32     variable qn : std_logic;
33     begin
34         if(rst = '1') then qn := '0';
35         elsif(clk'event and clk = '1') then
36             if(J='0' and K='0') then
37                 qn := qn;
38             elsif(J='0' and K='1') then
39                 qn := '0';
40             elsif(J='1' and K='0') then
41                 qn := '1';
42             elsif(J='1' and K='1') then
43                 qn := not qn;
44             else
45                 null;
46             end if;
47         else
48             null;
49         end if;
50     Q <= qn;
51     Qbar <= not qn;
52 end process;
53 end behavioral;
```


3) D Flip-Flop





4) T Flip-Flop



TESTBENCH:

1) SR Flip-Flop



2) JK Flip-Flop

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD pracs\jk_ff_pract\jk_ff_pract.xise - [JK_ff_tb.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design

Views: Implementation Simulation

Behavioral

Hierarchy

jk_ff_pract

xc7a100t-3csg324

JK_ff_tb - behavior (JK_ff_tb.vhd)

No Processes Running

Processes: JK_ff_tb - behavior

ISim Simulator

Behavioral Check Syntax

Simulate Behavioral Model

```

27
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY JK_ff_tb IS
36 END JK_ff_tb;
37
38 ARCHITECTURE behavior OF JK_ff_tb IS
39
40     -- Component Declaration for the Unit Under Test (UUT)
41
42     COMPONENT JK_ff
43     PORT
44     (
45         J : IN  std_logic;
46         K : IN  std_logic;
47         clk : IN  std_logic;
48         rst : IN  std_logic;
49         Qbar : OUT std_logic
50     );
51     END COMPONENT;
52
53
54 --Inputs
55 signal J : std_logic := '0';
56 signal K : std_logic := '0';
57 signal clk : std_logic := '0';
58 signal rst : std_logic := '0';
59
60 --Outputs
61 signal Q : std_logic;
62 signal Qbar : std_logic;
63 BEGIN
64
65     -- Instantiate the Unit Under Test (UUT)
66     uut: JK_ff PORT MAP (
67         J => J,
68         K => K,
69         clk => clk,
70         rst => rst,
71         Q => Q,
72         Qbar => Qbar
73     );
74
75     clock: process
76     begin
77         clk <= '1';
78         wait for 10 ns;
79         clk <= '0';
80         wait for 10 ns;
81     end process;
82
83     Force: process
84     begin
85         J <= '0';
86         K <= '0';
87         rst <= '0';
88         wait for 20 ns;
89
90         J <= '0';
91         K <= '1';
92         rst <= '0';
93         wait for 20 ns;
94
95         J <= '1';
96         K <= '0';
97         rst <= '0';
98         wait for 20 ns;
99
100        J <= '1';
101        K <= '1';
102        rst <= '0';
103        wait for 20 ns;
104
105        J <= '1';
106        K <= '1';
107        rst <= '0';
108        wait for 20 ns;
109
110        J <= '0';
111        K <= '0';
112        rst <= '0';
113        wait for 20 ns;
114
115        J <= '0';
116        K <= '0';
117        rst <= '1';
118        wait for 20 ns;
119    end process;
120 end behavior;
121

```

Design

Views: Implementation Simulation

Behavioral

Hierarchy

jk_ff_pract

xc7a100t-3csg324

JK_ff_tb - behavior (JK_ff_tb.vhd)

No Processes Running

Processes: JK_ff_tb - behavior

ISim Simulator

Behavioral Check Syntax

Simulate Behavioral Model

Views: Implementation Simulation

behavioral

Hierarchy

jk_ff_pract

xc7a100t-3csg324

JK_ff_tb - behavior (JK_ff_tb.vhd)

No Processes Running

Processes: JK_ff_tb - behavior

ISim Simulator

Behavioral Check Syntax

Simulate Behavioral Model

Processes: JK_ff_tb - behavior


ISim Simulator

Behavioral Check Syntax


Simulate Behavioral Model

3) D Flip-Flop

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\d_ff_pract\d_ff_pract.xise - [D_ff_tb.vhd*]



```
27
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30 ENTITY D_ff_tb IS
31 END D_ff_tb;
32
33 ARCHITECTURE behavior OF D_ff_tb IS
34     COMPONENT D_ff
35     PORT (
36         D : IN std_logic;
37         CLK : IN std_logic;
38         RST : IN std_logic;
39         Q : OUT std_logic;
40         Qb : OUT std_logic
41     );
42     END COMPONENT;
43 --Inputs
44 signal D : std_logic := '0';
45 signal CLK : std_logic := '0';
46 signal RST : std_logic := '0';
47
48 --Outputs
49 signal Q : std_logic;
50 signal Qb : std_logic;
51 constant CLK_period : time := 10 ns;
52
53 BEGIN
54
```



```
55 -- Instantiate the Unit Under Test (UUT)
56 uut: D_ff PORT MAP (
57     D => D,
58     CLK => CLK,
59     RST => RST,
60     Q => Q,
61     Qb => Qb
62 );
63 Clock : process
64 begin
65     CLK <= '0';
66     wait for 10 ns;
67     CLK <= '1';
68     wait for 10 ns;
69 end process;
70
71 stim : process
72 begin
73
74     RST <= '0';
75     D <= '0';
76     wait for 40 ns;
77     D <= '1';
78     wait for 40 ns;
79
80 end process;
81 end behavior;
```

4) T Flip-Flop

ISE Project Navigator (P.20131013) - C:\Users\ACER\OneDrive\Desktop\DSD practs\t_ff_pract\t_ff_pract.xise - [T_ff.tb.vhd]

File Edit View Project Source Process Tools Window Layout Help

Design View: Implementation Simulation

Behavioral

Hierarchy

t_ff_pract

xc7a100t-3csg324

T_ff_tb - behavior (T_ff.tb.vhd)

No Processes Running

Processes: T_ff_tb - behavior

ISim Simulator

Behavioral Check Syntax

Simulate Behavioral Model


```

27
28 LIBRARY ieee;
29 USE ieee.std_logic_1164.ALL;
30
31 -- Uncomment the following library declaration if using
32 -- arithmetic functions with Signed or Unsigned values
33 --USE ieee.numeric_std.ALL;
34
35 ENTITY T_ff_tb IS
36 END T_ff_tb;
37
38 ARCHITECTURE behavior OF T_ff_tb IS
39
40     -- Component Declaration for the Unit Under Test (UUT)
41
42     COMPONENT T_ff
43     PORT(
44         T : IN  std_logic;
45         CLK : IN  std_logic;
46         RES : IN  std_logic;
47         TEMP : IN  std_logic;
48         Q : OUT std_logic;
49         QB : OUT std_logic
50     );
51     END COMPONENT;
52
53
54 --Inputs
55 signal T : std_logic := '0';
56 signal CLK : std_logic := '0';
57 signal RES : std_logic := '0';
58 signal TEMP : std_logic := '0';
59
60 --Outputs
61 signal Q : std_logic;
62
63
64 -- Clock period definitions
65 constant CLK_period : time := 10 ns;
66
67 BEGIN
68
69     -- Instantiate the Unit Under Test (UUT)
70     uut: T_ff PORT MAP (
71         T => T,
72         CLK => CLK,
73         RES => RES,
74         TEMP => TEMP,
75         Q => Q,
76         QB => QB
77     );
78
79     clock : process
80     begin
81         CLK <= '0';
82         wait for 10 ns;
83         CLK <= '1';
84         wait for 10 ns;
85     end process;
86
87     stim: process
88     begin
89         RES <= '0';
90
91         T <= '0';
92         wait for 20 ns;
93
94         T <= '1';
95         wait for 20 ns;
96
97         T <= '1';
98         wait for 20 ns;
99     end process;
100 end behavior ;
101


```

SIMULATION WAVEFORM OF FLIP FLOPS


1) SR Flip-Flop




2) JK Flip-Flop



3) D Flip-Flop



4) T Flip-Flop



RESULT:-

The VHDL code for all the flip flops are executed and desired output is obtained.

CONCLUSION:

Here, I successfully Design SR flip flop(SRFF), JK flip flop(JKFF), D flip flop(DFF), T flip flop(TFF) and test bench for the same.

DISCUSSION & VIVA VOCE

- 1) Design T Flip flop using S R flip flop.
- 2) Design 4 bit shift register using flip flop.
- 3) Design up counter using flip flops.

REFERENCE:

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture link https://www.youtube.com/watch?v=2ecMG_OciLo.