

# S. B. JAIN INSTITUTE OF TECHNOLOGY, MANAGEMENT & RESEARCH, NAGPUR.

#### Practical No. 02

Aim: Design and simulate the VHDL code for Full Adder,2:4 Decoder and 4:1 MUX.

Name of Student : Aadesh Motghare

Roll No. : 41(ET20065)

Semester/Year : 6<sup>th</sup> Sem/3<sup>rd</sup> Year

Academic Session : 2022-23

Date of Performance :

**Date of Submission**:

**2. AIM:** Design and simulate the VHDL code for Full Adder, 2:4 Decoder and 4:1 MUX.

## **OBJECTIVE:**

- To verify the functionality of full adder circuit.
- To verify the functionality of 4:1 multiplexer.
- To verify the functionality of 2:4 Decoder

**SOFTWARE:** - Xilinx ISE14.7.

#### 2.aFull Adder

#### THEORY:-

A combinational circuit which adds three input bits and produces two output bits is called full adder. The three input bits include two significant bits and a previous carry bit and 2 output bits are sum and carry. A full adder circuit can be implemented with two half adders and one OR gate.


Sum=A xor B xor Cin

Cout=A.B +A.Cin+ B.Cin

OR

 $Cout = AB + Cin(A \oplus B)$ 

## **BLOCK DIAGRAM**



## **LOGIC DIAGRAM**




Fig 2.LogicDiagram of Full Adder

## TRUTH TABLE

A	В	C <sub>in</sub>	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

**Table 1: Truth Table of Full Adder** 

## 2.b 2 x 4 DECODER

## **THEORY**

A decoder is a combinational logic circuit that converts binary information from 'n' input lines to a maximum of  $2^n$  unique output lines. If the n-bit coded information has unused combinations, the decoder may have fewer than  $2^n$  outputs. A 2 x 4 decoder has 2 inputs and 4 output lines. As can be observed from truth table, depending on the combination of inputs only one output gets activated.

## **BLOCK DIAGRAM:**




FIGURE 3 2x4 DECODER

## LOGIC DIAGRAM




FIGURE 4 2 X 4 DECODER CIRCUIT

#### **TRUTH TABLE**

Inputs		Output			
Α	В	Υ0	Y1	Y2	Y3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

TABLE 2: Truth Table for 2 X 4 DECODER

## 2.c 4:1 MUX

## Theory


An electronic multiplexer can be considered as a multiple-input, single-output Switch. It is used to combines several input information signals to one output Signal. Theinput line to be connected to output line is selected from the status of select lines. The no. of select lines depend upon the no. of input lines to the Multiplexer and are given as

$$N= 2^s$$

Where N = > NO of inputs of Mux.

S => No of Select lines

## **BLOCK DIAGRAM:-**



## **LOGIC DIAGRAM**




Fig .6 Logic Diagram for 4:1 MUX

## TRUTH TABLE

Selection	Output	
S <sub>1</sub>	So	Y
0	0	I <sub>o</sub>
0	1	I <sub>1</sub>
1	0	
1	1	l <sub>3</sub>

**TABLE 3:truth table for 4:1 MUX** 

#### **STEPS FOR PROGRAM:-**

**Step 1.Library /Package Declaration :** Involves declaration of all libraries and respective packages used in the design.

```
LIBRARY library_name;
USE library_name.package_name.all;
```

## **Step 2.Entity:**

```
ENTITY entity_name is

PORT(signal_name(s): mode signal_type;

signal_name(s): mode signal_type;

...);
end ENTITY entity_name;
```

Signals of the same mode and signal\_type can be grouped on 1 line

MODE describes the direction data is transferred through port

- in data flows into the port
- out data flows out of port *only*
- buffer data flows out of port as well as read internally.
- inout bi-directional data flow into and out of port

**SIGNAL\_TYPE** defines the data type for the signal(s)

- bit single signals that can have logic values 0 and 1.
- bit\_vector bus signals(vector form of bit) that can have logic values 0 and 1.
- std\_logic part of std\_logic\_1164 package of IEEE library. Used to represent 2 value logical values i.e 0 and 1 as well as other values such as high impedance ,don't care and others as described below.
- std\_logic\_vector bus signals (vector form of std\_logic) but IEEE

standard for simulation and synthesis note that all vectors must have a range specified example for a 4 bit bus: bit\_vector (3 downto 0) or std\_logic\_vector (3 downto 0).

In order to use std\_logic and std\_logic\_vector we must include the library and package usage declarations in the VHDL model before the entity statement as follows:

LIBRARY ieee:

USE ieee.std\_logic\_1164.all;

## Values for std-logic:

- U un-initialized (undefined logic value)
- X forced unknown logic value
- 0 Logic low
- 1 Logic High
- Z high impedance (tri- state)
- W weak unknown
- L weak 0
- H weak 1
- don't care value (for synthesis minimization)

## **Step 3: Architecture Declaration**

```
architecture architecture name of entity_name
architecture_declarative_part;
begin
Statements;
end architecture_name;
```


Here we should specify the entity name for which we are writing the architecture body. The architecture statements should be inside the begin and end keyword. Architecture declarative part may contain variables, constants, or component declaration.

## **Step 4: Simulate the VHDL code and remove the syntax**

errors if any.

Step 5: Write the testbench and verify the design.

## **CODE: Full Adder**




#### **TESTBENCH:**

```
ndow Layout Help
PBBPB| 🔼 🔁 🖶 🖽 🗗 🗗 🗜 👂 🗵 📌 👂
≡
         LIBRARY ieee:
Þ≣
         USE ieee.std logic 1164.ALL;
     29
     30
         -- Uncomment the following library declaration if using
         -- arithmetic functions with Signed or Unsigned values
     32
         --USE ieee.numeric_std.ALL;
     33
     35
         ENTITY Full Adder th IS
1
         END Full_Adder_tb;
     36
%
         ARCHITECTURE behavior OF Full_Adder_tb IS
%
     39
              -- Component Declaration for the Unit Under Test (UUT)
74
     40
     41
(
              COMPONENT Full_Adder
6
     43
              PORT (
                  A : IN std_logic;
     44
                  B : IN std_logic;
                  Cin : IN std_logic;
S : OUT std_logic;
     47
                  Cout : OUT std logic
     48
             END COMPONENT:
     50
             --Inputs
     51
             signal A : std_logic := '0';
             signal B : std_logic := '0';
     53
            signal Cin : std logic := '0';
     54
              -Outputs
             signal S : std_logic;
     57
             signal Cout : std logic;
             -- No clocks detected in port list. Replace <clock> below with
     58
             -- appropriate port name
         BEGIN
```


```
⋖≡
             61
62
63
                                - Instantiate the Unit Under Test (UUT)
                            -- Instantiate the Unit Und
uut: Full Adder PORT MAP (
A => A,
B => B,
Cin => Cin,
S => S,
Cout => Cout
▶≣
             65
             68
69
70
71
72
                             -- Stimulus process
1
                          stim_proc: process
begin
-- hold reset state for 100 ns.
%
%
                        wait for 100 ns;
B <= '0';
Cin <= '0';
             73
74
75
76
77
78
79
*
(
                             wait for 10 ns;
(2)
                            A <= '0';
B <= '1';
Cin <= '0';
             80
81
                             wait for 10 ns;
             82
83
                            A <= '1';
B <= '1';
Cin <= '0';
wait for 10 ns;
             84
             85
86
             87
88
                            A <= '0';
B <= '0';
Cin <= '1';
wait for 10 ns;
             89
             90
91
             92
93
                            A <= '1';
B <= '0';
                          Cin <= 'l';
wait for 10 ns;
          95
       96
97
98
99
100
101
102
103
104
105
106
107
                          A <= '0';
B <= '1';
Cin <= '1';
wait for 10 ns;
                  A <= '1';
B <= '1';
Cin <= '1';
wait for 10 ns;
end process;
END;
```

## SIMULATION WAVEFORM:-



Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

#### CODE:Decoder 2:4




## **TESTBENCH:**


 $Navigator \ (P.20131013) - C: Users \land CER \land Description \ Description$ View Project Source Process Tools Window Layout Help ↔□♂× ◀ LIBRARY ieee; 28 29 USE ieee.std\_logic\_1164.ALL; 30 coder2\_4\_pract ENTITY decoder2\_4\_tb IS c7a100t-3csg324 decoder - behavioural (decoder2\_4.vhd) 32 END decoder2 4 tb; 33 ARCHITECTURE behavior OF decoder2\_4\_tb IS 35 COMPONENT decoder 36 37 % a : IN std\_logic\_vector(1 downto 0); b : OUT std\_logic\_vector(3 downto 0) 38 % 39 \* 40 END COMPONENT; 41 ( signal a : std logic vector(1 downto 0) := (others => '0'); 0 43 44 45 --Outputs rocesses Running signal b : std\_logic\_vector(3 downto 0); 46 e design module is selected. 48 BEGIN **Design Utilities** 49 - Instantiate the Unit Under Test (UUT) uut: decoder PORT MAP ( 51 a => a, 52 53 b => b 54 ); 55 -- Stimulus process 56 stim\_proc: process begin 57 - hold reset state for 100 ns. 59 wait for 100 ns;

```
| No Processes Running | 61 | 62 | 63 | wait for 100 ns; | 64 | 65 | 66 | 67 | wait for 100 ns; | 66 | 67 | wait for 100 ns; | 68 | 69 | a <= "10"; | 70 | wait for 100 ns; | 72 | 73 | a <= "11"; | 74 | 75 | wait; | end process; | 77 | 78 | END; | 79 | END; | 79 | END; | 79 | END; | 79 | 100 | ms; | 100 |
```

## SIMULATION WAVEFORM:-




#### **CODE: 4:1 MULTIPLEXER**




Department of Electronics and Telecommunication Engineering, S.B.J.I.T.M.R, Nagpur

#### **TESTBENCH:**



## SIMULATION WAVEFORM:-



#### **RESULT:-**

The VHDL code for Full Adder,2:4 Decoder and 4:1 MUX is executed and desired output is obtained.

## **CONCLUSION:**

Here, I successfully designed and test the Full Adder, 2:4 Decoder and 4:1 Multiplexer in VHDL code.

## **DISCUSSION & VIVA VOCE**

- 1) What is BCD adder?
- 2) Design a 4 x16 decoder using 3x8 Decoder(s).
- 3) Difference between MUX and DEMUX.

## **REFERENCE:**

- VHDL Primer–J Bhasker –Pearson Education
- NPTEL Video Lecture link- <u>Lecture 4 Combinatioal Circuits YouTube</u>