Skip to content
View AadeshSreenivasan66's full-sized avatar

Block or report AadeshSreenivasan66

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Vision-Walk Vision-Walk Public

    Develop Smart Glasses for Blind equipped with sensor and Computer vision to assist visually impaired individuals in navigating their surroundings.

    Python 2

  2. Aprroximate-Parallel-Prefix-Adder-Using-TSB_CSA Aprroximate-Parallel-Prefix-Adder-Using-TSB_CSA Public

    A 32‑bit Approximate Parallel Prefix Adder was developed using Brent‑Kung prefix structure with TSB‑CSA for high‑speed, low‑power computation. Implemented in Verilog HDL, synthesized on Spartan‑3E …

    1 1

  3. stone-paper-scissors stone-paper-scissors Public

    Verilog

  4. Universal-3-Bit-Adder-Subtractor-Circuit Universal-3-Bit-Adder-Subtractor-Circuit Public

    Verilog