

# DIGITAL DESIGN USING VERILOG LAB MANUAL 18ECL47



#### **SEMESTER: IV**

#### DSD USING VERILOG LAB

Course Code	18ECL47	Credits	01
Hours/Week(L-T-P)	0-0-2	<b>CIE Marks</b>	50
<b>Total Hours</b>	26(P)	<b>SEE Marks</b>	50
Exam Hours	03	Course Type	Core Lab

#### **PRE-REQUISITES**

• Digital Electronics

#### **COURSE OUTCOMES**

- **1.** Familiarize with EDA tools for simulation, verification and synthesis of digital design.
- 2. Simulate Combinational circuits in Dataflow, Behavioral and Gate level Abstraction using Verilog HDL code
- **3.** Program sequential circuits like flip flops and counters in Behavioral description and obtain simulation waveforms.
- **4.** Implement Combinational and Sequential circuits on FPGA and test the hardware.
- 5. Interface/Emulate the hardware to the FPGA and obtain the required output

#### LIST OF EXPERIMENTS

- 1. Realization of logic gates using Verilog HDL code and three/ four variable expression
- 2. Realization of combinational designs using Verilog HDL code
  - a. 2 to 4 decoders
  - b. 8 to 3 (encoder without priority & with priority)
  - c. 8 to 1 multiplexer
  - d. 1 to 8 De Multiplexer
  - e. 4 bit binary to gray converter and vice versa
  - f. Comparator.
- 3. Realize and verify the function of a Full Adder in three modelling styles using HDL code .
- 4. Realization of N- bit ALU for the give function
- 5. Develop the HDL Code for the following flip-flops: SR, D, JK, and T
- 6. Design BCD counters (Synchronous reset and asynchronous reset) and "any sequence" counters.

Note: Test bench program should be written for all the above experiments

_	CO-PO-PSO MAPPING															
CO/	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PO	PSO	PSO	PSO	BT
PO	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
CO1	3		1		2				2	2		3	3			2
CO2	3	2	2		2				2	2		3	3		1	3
CO3	3	2	2		2				2	2		3	3		1	3
CO4	3	3	2	2	2				2	2		3	3	1	1	3
CO5	3	3	2	2	2				2	2		3	3	1	1	3

## **Experiment 1**

Aim: Realization of logic gates using Verilog HDL code in all three modelling style.

## **Gate Level Modelling**

```
module LogicGates(a,b,y);
input a,b;
output [0:6]y;
not(y[0],a);
and(y[1], a,b);
or(y[2],a,b);
nand(y[3],a,b);
nor(y[4],a,b);
xor(y[5],a,b);
xnor(y[6],a,b);
endmodule
```

## **Behavioral Modelling**

```
module gates (a, b, y);
input a, b;
output reg [0:6]y;

always @ (a or b)
begin
y[0]=~a;
y[1]=a&b;
y[2]=a|b;
y[3]=~(a &b);
y[4]=~(a|b);
y[5]=a^b;
y[6]=~(a^b);
end
endmodule
```

### **Data flow modelling**

```
module gates (a, b, y);
input a, b;
output [0:6]y;
assign y[0]=~a;
```

```
assign y[1]=a&b;
assign y[2]=a|b;
assign y[3]=\sim(a \&b);
assign y[4] = \sim (a|b);
assign y[5]=a^b;
assign y[6] = \sim (a^b);
end
endmodule
Test bench
module TestModule;
// Inputs
reg a;
reg b;
// Outputs
 wire [0:6]y;
// Instantiate the Unit Under Test (UUT)
gates uut (a,b,y);
initial begin
// Initialize Inputs
a = 0; b = 0;
// Wait 100 ns for global reset to finish
#1
a = 0; b = 1;
#1
a = 1;
b = 0;
#1
```

a = 1;

b = 1;

end

endmodule

# Waveform



### 1 b


To design and develop Verilog HDL code to realize the given three variables and four variable functions.


$$(a,b,c) = \sum m(1,2,3,4,5,6)$$

## Solution:

Minterm = 
$$\sum m(1, 2, 3, 4, 5, 6)$$

Variable = 3
As Max of Minterm is 6, So we have taken N = 3
and Variable = a,b,c





### Code

```
Dataflow Modelling
module exp(a,b,c,y);
input a,b,c;
output y;
assign y = (b \& \sim c) | (\sim a \& c) | (a \& \sim b);
endmodule
Behavioural Modelling
module exp(a,b,c,y);
input a,b,c;
output reg 'y;
always @(*)
 begin
y = (b \& ~c) | (~a \& c)| (a \& ~b);
end
endmodule
Structural Modelling
module exp(a,b,c,y);
input a,b,c;
output y;
wire t1,t2,t3,u1,u2,u3;
not n1(t1,a);
not n2(t2,b);
not n3(t3,c);
and a1(u1,b,t3);
and a2(u2,t1,c);
and a3(u3,a,t2);
or o1(y,u1,u2,u3);
endmodule
```

#### **Test bench**

```
module ex_tb;
wire y;
reg a,b,c;

exp a1(a,b,c,y);


initial begin
a=0; b=0; c=0;
a=0; b=1; c=0;
a=0; b=1; c=1;
a=1; b=0; c=0;
a=1; b=0; c=1;
a=1; b=1; c=0;
a=1; b=1; c=0;
a=1; b=1; c=1;
end
```


```
2. f(a,b,c,d) = \sum m(0,1,4,8,9,10)
```

## Solution:

Minterm =  $\sum m(0, 1, 4, 8, 9, 10)$ 

Variable = 4
As Max of Minterm is 10, So we have taken N = 4 and Variable = a,b,c,d





Code

```
Dataflow Modelling
module exp(a,b,c,d,y);
input a,b,c,d;
output y;
assign y = ( -b \& -c ) | (-a \& -c \& -d) | (a \& -b \& -d);
endmodule
Behavioural Modelling
module exp(a,b,c,d,y);
input a,b,c,d;
output reg 'y;
always @(*)
begin
 y = ( -b \& -c ) | (-a \& -c \& -d) | (a \& -b \& -d);
endmodule
Structural Modelling
module exp(a,b,c,d,y);
input a,b,c,d;
output y;
wire t1,t2,t3,t4,u1,u2,u3;
not n1(t1,a);
not n2(t2,b);
not n3(t3,c);
not n4(t4,d);
and a1(u1,t2,t3);
and a2(u2,t1,t3,t4);
and a3(u3,a,t2,t4);
or o1(y,u1,u2,u3);
endmodule
```


```
module ex_tb;
wire y;
reg a,b,c,d;
exp a1(a,b,c,d,y);
initial begin
a=0; b=0; c=0; d=0;
a=0; b=0; c=0; d=1;
a=0; b=0; c=1; d=0;
a=0; b=0; c=1; d=1;
a=0; b=1; c=0; d=0;
a=0; b=1; c=0; d=1;
a=0; b=1; c=1; d=0;
a=0; b=1; c=1; d=1;
a=1; b=0; c=0; d=0;
a=1; b=0; c=0; d=1;
a=1; b=0; c=1;d=0;
a=1; b=0; c=1;d=1;
a=1; b=1; c=0; d=0;
a=1; b=1; c=0; d=1;
a=1; b=1; c=1; d=0;
a=1; b=1; c=1;d=1;
end
endmodule
```

## **Experiment -2**

 $\mathbf{Aim}: \mathbf{To} \ \mathbf{design} \ \mathbf{and} \ \mathbf{develop} \ \mathbf{Verilog} \ \mathbf{HDL} \ \mathbf{code} \ \mathbf{and} \ \mathbf{implement} \ \mathbf{for} \ \mathbf{the} \ \mathbf{following} \ \mathbf{combinational} \ \mathbf{circuits}$  .

## Decoder

# Block Diagram:



## Truth Table:

Enable	ı	NPUTS		Outputs								
E	A <sub>2</sub>	A <sub>1</sub>	Ao	<b>Y</b> <sub>7</sub>	<b>Y</b> <sub>6</sub>	<b>Y</b> <sub>5</sub>	Y <sub>4</sub>	<b>Y</b> <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	<b>Y</b> <sub>0</sub>	
0	х	х	х	0	0	0	0	0	0	0	0	
1	0	0	0	0	0	0	0	0	0	0	1	
1	0	0	1	0	0	0	0	0	0	1	0	
1	0	1	0	0	0	0	0	0	1	0	0	
1	0	1	1	0	0	0	0	1	0	0	0	
1	1	0	0	0	0	0	1	0	0	0	0	
1	1	0	1	0	0	1	0	0	0	0	0	
1	1	1	0	0	1	0	0	0	0	0	0	
1	1	1	1	1	0	0	0	0	0	0	0	

The logical expression of the term  $Y_0$ ,  $Y_1$ ,  $Y_2$ ,  $Y_3$ ,  $Y_4$ ,  $Y_5$ ,  $Y_6$ , and  $Y_7$  is as follows:

```
Y_0 = A_0'.A_1'.A_2'
```

 $Y_1 = A_0.A_1'.A_2'$ 

Y<sub>2</sub>=A<sub>0</sub>'.A<sub>1</sub>.A<sub>2</sub>'

Y<sub>3</sub>=A<sub>0</sub>.A<sub>1</sub>.A<sub>2</sub>'

Y<sub>4</sub>=A<sub>0</sub>'.A<sub>1</sub>'.A<sub>2</sub>

 $Y_5 = A_0.A_1'.A_2$ 

Y<sub>6</sub>=A<sub>0</sub>'.A<sub>1</sub>.A<sub>2</sub>

 $Y_7 = A_0.A_1.A_2$ 

//declare the Verilog module - The inputs and output port names.

module decoder3to8(Data\_in,en,Data\_out);

//what are the input ports and their sizes.

input [2:0] Data\_in;

input en;

//what are the output ports and their sizes.

```
output [7:0] Data_out;
  //Internal variables
  reg [7:0] Data_out;
  //Whenever there is a change in the Data_in, execute the always block.
  always @(Data_in or en)
  begin
  if(en==0)
  begin
  Data_out=8'b0;
  end
  else
  begin
  case (Data_in) //case statement. Check all the 8 combinations.
    3'b000 : Data_out = 8'b00000001;
    3'b001 : Data_out = 8'b00000010;
    3'b010 : Data_out = 8'b00000100;
    3'b011 : Data_out = 8'b00001000;
    3'b100 : Data_out = 8'b00010000;
    3'b101 : Data_out = 8'b00100000;
    3'b110 : Data_out = 8'b01000000;
    3'b111 : Data_out = 8'b10000000;
//To make sure that latches are not created create a default value for output.
    default : Data_out = 8'b00000000;
  endcase
  end
endmodule
```

## Testbench

```
module tb_decoder;
  // Declaring Inputs
  reg [2:0] Data_in;
  reg en;
  // Declaring Outputs
  wire [7:0] Data_out;
  // Instantiate the Unit Under Test (UUT)
  decoder3to8 uut (.Data_in(Data_in), .en(en),.Data_out(Data_out));
  initial begin
  #100 en=1'b0;
  #100 en=1'b1;
    Data_in = 3'b000;
                        #100;
    Data_in = 3'b001;
                        #100;
    Data_in = 3'b010;
                        #100;
    Data_in = 3'b011;
                        #100;
    Data_in = 3'b100;
                        #100;
    Data_in = 3'b101;
                        #100;
    Data_in = 3'b110;
                        #100;
    Data_in = 3'b111;
                        #100;
  end
```

#### endmodule

## 8: 3 Encoder (Octal to Binary) –

The 8 to 3 Encoder or octal to Binary encoder consists of **8 inputs**: Y7 to Y0 and **3 outputs**: A2, A1 & A0. Each input line corresponds to each octal digit and three outputs generate corresponding binary code.

The figure below shows the logic symbol of octal to binary encoder:

	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Outputs									
A7	A6	A5	A4	АЗ	A2	A1	AO	Y2	Y1	YO	Valid
٥	0	0	0	0	٥	0	0	Х	X	×	٥
٥	0	٥	٥	٥	٥	0	1	٥	0	٥	1
٥	0	0	0	0	٥	1	×	٥	0	1	1
٥	0	0	0	٥	1	×	×	٥	1	٥	1
٥	0	0	٥	1	x	×	×	٥	1	1	1
٥	0	0	1	×	x	×	×	1	0	٥	1
٥	0	1	X	×	x	×	×	1	٥	1	1
٥	1	X	X	x	x	×	×	1	1	٥	1
1	×	X	X	X	X	X	×	1	1	1	1

## Verilog code

// Code your design here

module encoder8\_3(en, a\_in, y\_op,v);

input en;

input [7:0] a\_in;

output reg v;

output [2:0] y\_op;

reg [2:0] y\_op;

always @ (a\_in,en)

begin


```
if(en==0)
  begin
   y_op = 3bxxx;
   v=1'b0;
  end
else
 begin
  v=1'b1;
case (a_in)
8'b00000001: y_op = 3'b000;
8'b00000010: y_op = 3'b001;
8'b00000100: y_op = 3'b010;
8'b00001000: y_op = 3'b011;
8'b00010000: y_op = 3'b100;
8'b00100000: y_op = 3'b101;
8'b01000000: y_op = 3'b110;
8'b10000000: y_op = 3'b111;
default: y_op =3'bzzz;
endcase
end
end
endmodule
Test bench
```

```
// Code your testbench here
// or browse Examples
```

```
module encodertest_tb;
// Inputs
reg en;
reg [7:0] a_in;
// Outputs
wire v;
wire [2:0] y_op;
// Instantiate the Unit Under Test (UUT)
encoder8_3 uut(en,a_in,y_op,v);
  initial begin
   $dumpfile("dump.vcd");
   $dumpvars(1);
    a_in = 8'b00000000;
    en = 1'b0;
    #10 en =1'b1; a_in = 8'b00000001;
    #10 a_in = 8'b00000010;
    #10 a_in = 8'b00000100;
    #10 a_in = 8'b00001000;
    #10 a_in = 8'b00010000;
    #10 a_in = 8'b00100000;
```

```
#10 a_in = 8'b01000000;
#10 a_in = 8'b10000000;
end
```

#### endmodule



## 8 to 3 Priority Encoder

This kind of encoder is also named an 8-bit or Octal to Binary priority encoder. This type of encoder consists of 8 inputs and 3 outputs. When multiple inputs are active high at the same time, the input with the highest priority is considered to represent the output.

			Inp	outs					0	tput:	5
A7	A6	A5	A4	A3	A2	A1	AO	Y2	Y1	YO	Valid
0	0	0	0	0	٥	0	0	Х	Х	X	٥
0	0	0	٥	0	٥	0	1	0	0	٥	1
0	0	0	٥	0	٥	1	×	٥	0	1	1
0	0	0	0	0	1	×	×	٥	1	٥	1
0	0	0	٥	1	×	×	×	٥	1	1	1
0	0	0	1	×	×	×	×	1	0	٥	1
٥	0	1	X	X	×	×	×	1	٥	1	1
0	1	×	X	×	×	×	×	1	1	٥	1
1	×	Х	Х	X	Х	X	X	1	1	1	1

module prio\_enco(en, a\_in, y\_op,v);

input en;

```
input [7:0] a_in;
output reg v;
output [2:0] y_op;
reg [2:0] y_op;
always @ (a_in,en)
begin
 if(en==0)
  begin
   y_op = 3bxxx;
   v=1'b0;
  end
else
 begin
  v=1'b1;
case (a_in)
8'b00000001: y_op =3'b000;
8'b0000001x: y_op= 3'b001;
8'b000001xx: y_op= 3'b010;
8'b00001xxx: y_op= 3'b011;
8'b0001xxxx: y_op= 3'b100;
8'b001xxxxx: y_op= 3'b101;
8'b01xxxxxx: y_op= 3'b110;
8'b1xxxxxxx: y_op= 3'b111;
default: y_op=3'bzzz;
endcase
```

```
end
end
endmodule
Test bench
// Code your testbench here
// or browse Examples
module encoder_prio_test_tb;
// Inputs
reg en;
reg [7:0] a_in;
// Outputs
wire v;
wire [2:0] y_op;
// Instantiate the Unit Under Test (UUT)
prio_enco uut(en,a_in,y_op,v);
  initial begin
   $dumpfile("dump.vcd");
   $dumpvars(1);
```

```
a_in = 8'b000000000;

en = 1'b0;

#10 en =1'b1; a_in = 8'b000000001;

#10 a_in = 8'b000000100;

#10 a_in = 8'b00001000;

#10 a_in = 8'b00010000;

#10 a_in = 8'b001000000;


#10 a_in = 8'b010000000;

#10 a_in = 8'b100000000;

#10 a_in = 8'b100000000;
```

endmodule


## 3. 8:1 mux using 4:1 mux and 2:1 mux




8:1 Mux

I	nput	s	Output
S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	0
0	0	0	I <sub>0</sub>
0	0	1	l <sub>1</sub>
0	1	0	l <sub>2</sub>
0	1	1	l₃
1	0	0	I <sub>4</sub>
1	0	1	I <sub>5</sub>
1	1	0	I <sub>6</sub>
1	1	1	I <sub>7</sub>

8:1 mux using 4:1 and 2:1





```
// Code your design here
module mux2to1(a,b,sel,out);
     input a,b,sel;
     output out;
     bufif1 (out,a,sel);
     bufif0 (out,b,sel);
endmodule
module mux4to1(a,sel,out);
input [3:0] a;
input [1:0] sel;
output out;
wire mux_1, mux_2;
mux2to1 m1 (a[3],a[2],sel[0],mux_1);
  mux2to1
             m2 (a[1],a[0],sel[0],mux_2);
  mux2to1
              m3 (mux_1,mux_2,sel[1],out);
endmodule
module mux8to1(a,sel,out);
     input [7:0] a;
     input [2:0] sél;
     output out;
     wire mux_1, mux_2;
     mux4to1 m1 (a[7:4], sel[1:0], mux_1),
              m2 (a[3:0],sel[1:0],mux_2);
     mux2to1 m3 (mux_1,mux_2,sel[2],out);
endmodule
```

```
// Code your testbench here
// or browse Examples
// Code your testbench here
// or browse Examples
module TB_MUX_8;
reg [7:0] d;
reg [2:0] sel;
wire out;
// Basic Gates is what we are going to test.
mux8to1 U1(d,sel,out);
initial
begin
$dumpvars(1);
  d[0] = 1;
d[1] = 1;
d[2] = 1;
d[3] = 1;
d[4] = 1;

d[5] = 0;
d[6] = 0;
d[7] = 0;
  sel[2] = 1;
  sel[1] = 0;
  sel[0] = 0;
#1
  d[0] = 0;
d[1] = 0;
  d[2] = 0;
  d[3] = 0;
d[4] = 0;
d[5] = 1;

d[6] = 1;
d[7] = 1;
  sel[2] = 1;
sel[1] = 1;
  sel[0] = 0;
```


```
#1
d[0] = 0;
d[1] = 0;
d[2] = 0;
d[3] = 0;
d[4] = 1;
d[5] = 0;
d[6] = 1;
d[7] = 0;
sel[2] = 1;
sel[1] = 1;
sel[0] = 1;
end
endmodule
```

#### 4) 4- bit Binary to Gray Code Converter

## Using Exclusive-Or (⊕) operation –

This is very simple method to get Gray code from Binary number. These are following steps for n-bit binary numbers –

- The most significant bit (MSB) of the Gray code is always equal to the MSB of the given Binary code.
- Other bits of the output Gray code can be obtained by XORing binary code bit at the index and previous index.




Gray to binary

## Using Exclusive-Or $(\bigoplus)$ operation –

This is very simple method to get Binary number from Gray code. These are following steps for n-bit binary numbers -

- The Most Significant Bit (MSB) of the binary code is always equal to the MSB of the given binary number.
- Other bits of the output binary code can be obtained by checking gray code bit at that index. If current gray code bit is 0, then copy previous binary code bit, else copy invert of previous binary code bit.




The truth table for the conversion is-


	BINARY INPU	JT			GRAY CODE	OUTPUT	
B3	B2	B1	BO	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

# K-Map Simplification

# K – map for Go:




## K- map for G1:




## K- map for G2:

、B1	.B0			
B3B2	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	1	1	1	1

# K- map for G3:



G3 = B3



#### **Data Flow**

```
`timescale 1 ns/1 ns
module binary_gray (b,g);
input [3:0]b;
output [3:0]g;
assign g[0] =b[1] ^ b[0];
assign g[1] =b[2] ^ b[1];
assign g[2]=b[3] ^ b[2];
assign g[3] = b[3];
endmodule
```

## **Structural Style**

```
`timescale 1ns/1ns
module binary_gray (b,g);
input [3:0]b;
output [3:0]g;
xor A1( g[0],b[1], b[0]);
xor A2( g[1],b[2], b[1]);
xor A3( g[2],b[3], b[2]);
buf A4( g[3] , b[3]);
endmodule
```

### **Behavioural Flow**

```
`timescale 1ns/1ns
module binary_gray (b,g);
input [3:0]b;
output [3:0]g;
reg[3:0]g;
always@(b)
begin
g[0] =b[1] ^ b[0];
g[1] =b[2] ^ b[1];
g[2]=b[3] ^ b[2];
g[3] = b[3];
end
endmodule
```

## **Test Bench**

```
`timescale 1ns/1ns
module binary_gray_tb;
reg [3:0]b;
wire [3:0]g;
binary_gray A1(.b(b),.g(g));
initial
begin
b=4'b0000;
#100 b=4'b0001;
#100 b=4'b0010;
#100 b=4'b0011;
end
endmodule
```

## **Expected Waveform**

b	0000	0001	0010	0011	0100	0101	0110	0111
b(3)								
b(2)								
b(1)								
b(0)								
g	0000	0001	0011	0010	0110	0111	0101	0100
g(3)								
g(2)								
g(1)								
g(0)				1				<b></b>

# **Binary to Gray**

G	ray Co	de Inp	ut	Bin	ary Co	de Out	put
G3	G2	G1	GO	вз	B2	В1	ВС
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1

Table1




Fig6 (a): K - map for  $B_3$ 

Simplified expression  $B_3=G_3\,$ 

## For output B\_2




Fig6 (b):  $K - map for B_2$ 

$$B_(2) = G_(3)(G_2) + G_(2)(G_3) = G_(3) \bigoplus G_(2)$$

### For output B1




Fig6 (c): K-map for B1

$$egin{aligned} B_1 &= G_1\overline{G_2G_3} + G_2\overline{G_3G_1} + G_3G_2G_1 + G_3\overline{G_1G_2} = \overline{G_1}ig(G_3 \oplus G_2ig) + G_1ig(\overline{G_3 \oplus G_2}ig) \ &= \overline{G_1}X + G_1\overline{X} \ ext{where} \ X &= G_3 \oplus G_2 \ &= G_1 \oplus X = G_1 \oplus G_2 \oplus G_3 \end{aligned}$$

#### For output $B_0$




Fig6 (d): K - map for  $B_0$ 

$$\begin{split} B_0 &= G_0 \overline{G_1 G_2 G_3} + G_2 \overline{G_3 G_1 G_0} + G_1 \overline{G_3 G_2 G_0} + G_1 \overline{G_3 G_2 G_0} + G_2 \overline{G_3} G_1 G_0 + G_2 \overline{G_1} G_3 G_0 \\ &+ G_2 \overline{G_0} G_3 G_1 + G_3 \overline{G_1 G_2 G_0} + G_0 \overline{G_2} G_3 G_1 \\ &= \overline{G_1 G_0} (G_3 \oplus G_2) + G_0 \overline{G_1} (\overline{G_3} \oplus \overline{G_2}) + G_0 \overline{G_1} (\overline{G_3} \oplus \overline{G_2}) + G_1 \overline{G_0} (\overline{G_3} \oplus \overline{G_2}) \\ &= (G_3 \oplus G_2) + (\overline{G_1} \oplus \overline{G_0}) + (G_1 \oplus G_0) + (\overline{G_3} \oplus \overline{G_2}) \\ &= \overline{Y} \, X + Y \overline{X} \text{ where } X = G_3 \oplus G_2 \text{ and } Y = G_1 \oplus G_0 \\ &= (G_2 \oplus G_3) \oplus (G_1 \oplus G_0) \\ &= G_2 \oplus G_3 \oplus G_1 \oplus G_0 \end{split}$$

## Step3: Realization

The Gray to Binary code converter is as shown in figure 7.




Fig7: Gray to binary code converter

#### Gate level Modelling

```
module gray_to_binary(g,b);
input [3:0]g;
output [3:0]b;
buf(b[3],g[3]);

xor x1 (b[2],g[2],g[3]);

xor x2(b[1],g[1],g[2],g[3]);


xor x3 (b3,g[0],g[1],g[2],g[3]);
endmodule
Dataflow
module gray_to_binary(g,b);
input [3:0]g;
output [3:0]b;
assign b[3]=g[3];
assign b[2]=g[2]^g[3];
assign b[1]= g[1]^g[2]^g[3];
assign b[0]= g[0]^g[1]^g[2]^g[3];
endmodule
Behavioral Modelling
module gray_to_binary(g,b);
input [3:0]g;
output reg [3:0]b;
always @(g)
begin
 b[3]=g[3];
b[2]=g[2]^g[3];
b[1]= g[1]^g[2]^g[3];
b[0]= g[0]^g[1]^g[2]^g[3];
endmodule
```

Testbench

```
module g_to_b_tb;
reg [3:0]g;
wire [3:0]b;

gray_to_binary uut(.g(g),.b(b));
initial begin

g= 4'b0000;
#10 g=4'b0001;
#10 g=4'b1111;
end
endmodule
```



S2	<b>S1</b>	S0	00	01	02	03	04	<b>O</b> 5	06	07
0	0	0	I	0	0	0	0	0	0	0
0	0	1	0	I	0	0	0	0	0	0
0	1	0	0	0	I	0	0	0	0	0
0	1	1	0	0	0	I	0	0	0	0
1	0	0	0	0	0	0	I	0	0	0
1	0	1	0	0	0	0	0	I	0	0
1	1	0	0	0	0	0	0	0	I	0
1	1	1	0	0	0	0	0	0	0	I

### Verilog Code:

```
module Demultiplexer(in,s0,s1,s2,d0,d1,d2,d3,d4,d5,d6,d7); input in,s0,s1,s2; output d0,d1,d2,d3,d4,d5,d6,d7; assign d0=(in & ~s2 & ~s1 &~s0), d1=(in & ~s2 & ~s1 &s0), d2=(in & ~s2 & s1 &s0), d3=(in & ~s2 & s1 &s0), d4=(in & s2 & ~s1 &s0), d5=(in & s2 & ~s1 &s0), d6=(in & s2 & s1 &s0), d7=(in & s2 & s1 &s0); endmodule
```

```
Test Bench
Test Bench
`timescale 1ns / 1ps
// Inputs
reg in;
reg s0;
reg s1;
reg s2;
// Outputs
wire d0;
wire d1;
wire d2;
wire d3;
wire d4;
wire d5;
wire d6;
wire d7;
```

```
// Instantiate the Unit Under Test (UUT)
Demultiplexer uut (
.in(in),
.s0(s0),
.s1(s1),
.s2(s2),
.d0(d0),
.d1(d1),
.d2(d2),
.d3(d3),
.d4(d4),
.d5(d5),
.d6(d6),
.d7(d7)
);
initial begin
// Initialize Inputs
in = 0;
s0 = 0;
s1 = 0;
s2 = 0;
// Wait 100 ns for global reset to finish
#100;
in = 1;
s0 = 0;
s1 = 1;
s2 = 0;
// Wait 100 ns for global reset to finish
```

```
#100;

// Add stimulus here
end
endmodule
```

#### 6) 2 BIT COMPARATOR

	Inp	uts	Outputs			
$\mathbf{A_1}$	$\mathbf{A}_0$	B <sub>1</sub>	B <sub>0</sub>	A>B	A=B	A <b< th=""></b<>
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0


```
module comparator(input [1:0] A,B, output A_less_B,
A_equal_B, A_greater_B);
wire tmp1,tmp2,tmp3,tmp4,tmp5, tmp6, tmp7, tmp8;
// A = B output
xnor u1(tmp1,A[1],B[1]);
xnor u2(tmp2,A[0],B[0]);
and u3(A_equal_B,tmp1,tmp2);
// A less than B output
assign tmp3 = (~A[0])& (~A[1])& B[0];
assign tmp4 = (~A[1])& B[1];
assign tmp5 = (~A[0])& B[1]& B[0];
assign A_less_B = tmp3 | tmp4 | tmp5;
// A greater than B output
```

```
assign tmp6 = (\sim B[0]) \& (\sim B[1]) \& A[0];
assign tmp7 = (\sim B[1]) \& A[1];
assign tmp8 = (\sim B[0]) \& A[1] \& A[0];
assign A greater B = tmp6 | tmp7 | tmp8;
endmodule
`timescale
                  10 ps/ 10 ps
// FPGA projects using Verilog/ VHDL
// fpga4student.com
// Verilog testbench code for 2-bit comparator
module tb comparator;
reg [1:0] A, B;
wire A less B, A equal B, A greater B;
integer i;
// device under test
comparator dut(A,B,A less B, A equal B, A greater B);
initial begin
      for (i=0;i<4;i=i+1)</pre>
      begin
            \mathbf{A} = \mathbf{i};
            B = i + 1;
            #20;
      end
      for (i=0; i<4; i=i+1)
      begin
            \mathbf{A} = \mathbf{i};
            B = i;
            #20;
      end
      for (i=0; i<4; i=i+1)
      begin
            \mathbf{A} = \mathbf{i} + \mathbf{1};
            \mathbf{B} = \mathbf{i};
            #20;
      end
end
endmodule
```

#### **Experiment 3**


Write an HDL code to describe the functions of a Half Adder and full adder

Hal	Half Adder Truth Table								
A	В	Carry	Sum						
0	0	0	0						
1	0	0	1						
0	1	0	1						
1	1	1	0						



#### Test bench

```
wire w_CARRY;
  half_adder half_adder_inst
     .i_bit1(r_BIT1),
     .i_bit2(r_BIT2),
     .o_sum(w_SUM),
     .o_carry(w_CARRY)
     );
  initial
    begin
      r_BIT1 = 1'b0;
      r_BIT2 = 1'b0;
      r_BIT1 = 1'b0;
      r_BIT2 = 1'b1;
      r_BIT1 = 1'b1;
      r_BIT2 = 1'b0;
      r_BIT1 = 1'b1;
      r_BIT2 = 1'b1;
endmodule // half_adder_tb
```




Modelsim Simulation of Half Adder

#### Full adder using half adder

Full adder Truth table

Α	В	C	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

A Full adder can be implemented using half adders as shown below:



The Verilog code can be written in structural modelling for the above circuit.

```
//declare the Full adder verilog module.
module full adder (
    Data in A, //input A
    Data_in_B, //input B
Data_in_C, //input C
     Data out Sum,
     Data out Carry
    //what are the input ports.
    input Data in A;
    input Data_in_B;
    input Data_in_C;
    //What are the output ports.
    output Data out Sum;
     output Data out Carry;
     //Internal variables
     wire hal sum;
     wire ha2 sum;
     wire hal_carry;
     wire ha2 carry;
     wire Data out Sum;
     wire Data out Carry;
     //Instantiate the half adder 1
    half adder hal(
        .Data in A (Data in A),
        .Data in B (Data in B),
        .Data out Sum (hal sum),
        .Data out Carry (hal carry)
```


#### **Testbench Code for Full Adder:**

endmodule


```
module tb fullAdd;
    // Inputs
    reg Data in A;
    reg Data in B;
    reg Data in C;
    // Outputs
    wire Data out Sum;
    wire Data out Carry;
    // Instantiate the Unit Under Test (UUT)
    full adder uut (
        .Data in A(Data in A),
        .Data in B (Data in B),
        .Data_in_C(Data_in_C),
        .Data out Sum (Data out Sum),
        .Data out Carry (Data out Carry)
   );
    initial begin
        //Apply inputs. 8 combinations of inputs are possible.
        //They are given below.
        Data in A = 0; Data in B = 0; Data in C = 0; #100;
        Data_in_A = 0;   Data_in_B = 0;   Data_in_C = 1; #100;
Data_in_A = 0;   Data_in_B = 1;   Data_in_C = 0; #100;
        Data_in_A = 0; Data_in_B = 1; Data_in_C = 1; #100;
        Data in A = 1; Data in B = 0; Data in C = 0; #100;
        Data_in_A = 1; Data in B = 0; Data in C = 1; #100;
        Data in A = 1; Data in B = 1; Data in C = 0; #100;
        Data in A = 1; Data in B = 1; Data in C = 1; #100;
    end
```

## **Simulated Waveform:**

The code was synthesised and simulated in Xilinx ISE 13.1. The waveform is shown below:



## **Experiment 4**Write a model for n bit ALU using the schematic diagram shown below



AIM:To design a verilog HDL for designing ALU using behaviral model.TOP MODULE

```
`timescale 1ns/1ns module alu_32(en,opcode,a,b,y);
```

input en; input [31:0]a,b; input [2:0]opcode; output reg [32:0]y;always@(\*) begin if(en==0) y=33'bz; else begin case (opcode) 3'b000:y=a+b; 3'b001:y=a/b; 3'b010:y=a&b; 3'b011:y=a+b; 3'b100:y=a-b; 3'b101:y=a\*b; 3'b110:y=a^b; 3'b111:y='a;

endcase

endmodule

## **Experiment 5**

## Develop the HDL Code for the following flip-flops: SR, D, JK, and T

```
5.
         AIM:To design a verilog HDL for designing j-k flip flop.
6.
         TOP MODULE
7.
8.
         `timescale 1ns/1ns
9.
         module jkff(j,k,clk,rst,q,nq);
         input j,k,clk,rst;
10.
11.
         output reg q,nq;
         always @(posedge clk,rst) begin
12.
13.
         if(reset)
14.
         q=1'b0;
15.
         else
16.
         begin
17.
         case({j,k})
         2'b00:begin q=q;
18.
         2'b01:begin q=0;
19.
20.
         2'b10:begin q=1;
         2'b11:begin q=^q;
21.
22.
         end
23.
         endcase
24.
         nq=~q;
25.
         end
26.
         endmodule
27.
28.
         TEST
BENCH29.
         `timescale 1ns/1ns
30.
31.
         module jkff tb;
32.
         reg j,k,clk,rst;
33.
         wire q,nq;
         jkff uut(.j(j),.k(k),.clk(clk),.rst(rst),.q(q),.nq(nq));
34.
35.
         initial begin
36.
         rst=1;
37.
        j=0;k=0;
38.
        #100 rst=0;
39.
         #100 k=1;
40.
         #100 j=1;k=0;
41.
         #100 k=1;
         end
42.
43.
         endmodule
```

for SR FF 2'b11;q=1'bz; rest all is same. change the input and output variables name as SR. rest all same

## AIM:To design a verilog HDL for designing t-flip flop

## **TOP MODULE**

```
`timescale 1ns/1ns
module tff(t,clk,rst,q,nq);input
t,clk,rst,;
output reg q,nq; always
@(posedge clk)begin
if(rst)
q=1'b0;
else begin
case(t)
1'b0:q=0;
1'b1:q=~q;
endcase end
endmodule
```

## **TEST BENCH**

```
`timescale 1ns/1nsmodule
tff_tb;
reg t,clk,rst;wire
q,nq;
tff uut(.t(t), .clk(clk) .rst(rst),.q(q),.nq(nq));initial begin
rst=1;
#100 rst=0:t=0;
#100 rst=0;t=1;
end endmodule
```


For D FF 1'b1:q=1; rest all same

## **Experiment 6**

Synchronous and Asynchronous counterSynchronous BCD

(Decade)Counter

A synchronous decade counter will count from zero to nine and repeat the sequence. The state diagram of this counter is shown in Fig




J	K	Q	Q+_	Ŋ
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	0	
1	0	0	1	
1	0	1	1	
1	1	0	1	
1	1	1	0	

Q	Q+	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Characteristic Table

Pı	resen	t Sta	te	1	Next S	State					Out	put			
$Q_3$	$Q_2$	$Q_1$	$Q_0$	$Q_3$	$Q_2$	$Q_1$	$Q_0$	$J_3$	$K_3$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	K <sub>0</sub>
0	0	0	0	0	0	0	1	0	X	0	X	0	X	1	X
0	0	0	1	0	0	1	0	0	X	0	X	1	X	X	1
0	0	1	0	0	0	1	1	0	X	0	X	X	0	1	X
0	0	1	1	0	1	0	0	0	X	1	X	X	1	X	1
0	1	0	0	0	1	0	1	0	X	X	0	0	X	1	X
0	1	0	1	0	1	1	0	0	X	X	0	1	X	X	1
0	1	1	0	0	1	1	1	0	X	X	0	X	0	1	X
0	1	1	1	1	0	0	0	1	X	X	1	X	1	X	1
1	0	0	0	1	0	0	1	X	0	0	X	0	X	1	X
1	0	0	1	0	0	0	0	X	1	0	X	0	X	X	1




Q <sub>3</sub> Q <sub>2</sub>	00	01	11	10	0,0	00	01	11	10
00		1	Х	Х	00	Х	X	1	
01		1	х	Х	01	χ	х	1	
11	Х	х	Х	Х	11	X	х	Х	Х
10			х	х	10	Х	х	х	Х
ľ		J <sub>1</sub> = (	$\bar{\mathbf{Q}}_{\hat{i}}^{\dagger}\mathbf{Q}_{0}^{\dagger}$				К1=	Q <sub>j</sub> Q <sub>0</sub>	

0.0	00 و	01	11	10
Q <sub>3</sub> Q <sub>2</sub>			1	
01	Х	Х	Х	Х
11	Х	Х	Х	Х
10			X	х
		J <sub>2</sub> = 0	a <sub>i</sub> a <sub>o</sub>	

0.0	00	01	11	10
Q <sub>3</sub> Q <sub>2</sub> 00	Х	X	X	Х
01			1	
11	Х	Х	Х	Х
10			Х	х
,		K <sub>2</sub> = 0	۵ <sub>i</sub> ۵ <sub>o</sub>	


0.0	00 J	01	11	10
Q <sub>3</sub> Q <sub>2</sub>				
01			1	
11	Х	X	X	Х
10	х	x	х	х
	J <sub>3</sub>	= Q <sub>3</sub> Q <sub>0</sub> -	- Q <sub>ż</sub> Q <sub>i</sub> Q	0


0.0	00	01	11	10
Q <sub>3</sub> Q <sub>2</sub> 00	Х	х	Х	х
01	Х	х	Х	х
11	Х	х	X	Х
10		1	х	х



```
module jkfflop(input J, K , clk ,rst, output reg Q);
  always @(negedge clk) begin
    if(rst)
      Q <= 1'b0;
    else begin
    case({J,K})
      2'b00 : Q <= Q
      2'b01 : Q <= Q ;
2'b01 : Q <= 1'b0;
      2'b10 : Q <= 1'b1;
      2'b11 : Q <= ~Q
    endcase
  end
  end
endmodule
module BCD_Counter(input clk, rst, output [3:0] Q);
  jkfflop first(1'b1 , 1'b1, clk ,rst, Q[0]);
  jkfflop second(~Q[3],~Q[3],Q[0],rst, Q[1]);
  jkfflop third(1'b1 , 1'b1 , Q[1] ,rst,Q[2]);
  jkfflop fourth(Q[1]&Q[2] , Q[3] , Q[0] ,rst, Q[3]);
endmodule
module TB;
  reg CLK = 0, rst = 1;
  wire[3:0] Q;
  BCD_Counter UUT(CLK ,rst, Q);
  initial repeat(40) #50 CLK=~CLK;
  initial #70 \text{ rst} = 0;
endmodule
```

# 4-bit Asynchronous up counter using JK-FF (Structural model)





## 4-bit Asynchronous up counter using JK-FF (Structural model):

```
module async_count(j,k,clock,reset,q,qb);
input j,k,clock,reset;
output wire [3:0]q,qb;
jkff JK1(j,k,clock,reset,q[0],qb[0]);
jkff JK2(j,k,q[0],reset,q[1],qb[1]);
jkff JK3(j,k,q[1],reset,q[2],qb[2]);
jkff JK4(j,k,q[2],reset,q[3],qb[3]);
endmodule
Test bench
module async_tb;
reg j,k,clock,reset;
wire [3:0]q,qb;
async_count uut (j,k,clock,reset,q,qb);
initial begin
reset=1;
#10 reset=0;
```

j=4'b1111;

k=4'b1111;

end

endmodule