Computer Systems Organisation


Tutorial 1

Prepared by: AadilMehdi Sanchawala, Rohan Chacko

Instruction Set Architecture

Instruction Set Architecture


- ISA is an abstraction for the Software to interface with the Hardware.
- An instruction set architecture (ISA) is an abstract model of a computer.
- An ISA can have multiple realizations or implementations.
- It defines the supported data types, the registers, the hardware support for managing main memory fundamental features, and the input/output model of a family of implementations of the ISA.




Levels of Programming Abstraction


Levels of Programming Abstractions


- Programs can be written in various levels of abstraction,
 - High level like C++, python, C, Java
 - Assembly level Languages
 - Instruction Opcodes
 - Machine Languages
- As the level of abstraction increases, ease of programmability also increases. (Tradeoff: we lose the fine-grained control of the underlying hardware)



Levels of Programming Abstractions








- Before the source code heads into compilation, the preprocessor takes the source code and strips away comments and interprets any preprocessor directives(such as macros and header files).
- Next, the C compiler will convert the preprocessed source code into assembly code(.s extension). (Viewable with gcc -S command.)
- The assembler then takes the assembly code and converts it into a binary representation of our program called an object file(with .obj in Windows and .o in UNIX systems). (Viewable with gcc -c command.)


In the Linking step, multiple object files will be linked together to create one executable. For example, we are using a standard C library function, printf() in our program to print our string. The linker will locate and include the associated code into the final output file.



Intel x86 Processors

Intel x86 Processors

- Why Intel x86?
 - They dominate the market.
 - Present in almost every laptop, desktop and server.
 - Evolutionary design
- 32 bit ISA => **IA32**
- 64 bit ISA => x86-64




x86-64

x86-64 Registers

x86-64 Integer Registers

%rbx	%ebx	%r	-9	%r9d
%rcx	%ecx	%r	10	%r10d
%rdx	%edx	%r	11	%r11d
%rsi	%esi	%r	12	%r12d
%rdi	%edi	%r	13	%r13d
%rsp	%esp	%r	14	%r14d

IA32 Integer Registers



X86-64 Data Transfer Instructions

movq

movq

```
Source Dest Src, Dest C Analog
```

x86-64 Arithmetic and Logical Operators

x86-64 Arithmetic and Logical Operators - Two Operand Instructions

```
addq
                       Dest = Dest + Src
         Src, Dest
subg
         Src, Dest
                       Dest = Dest Src
imulg
         Src. Dest
                       Dest = Dest*Src
                       Dest = Dest << Src (Also called shlg)
salq
         Src, Dest
                       Dest = Dest >> Src (Arithmetic)
         Src, Dest
sarq
shrq
         Src, Dest
                       Dest = Dest >> Src (Logical)
                       Dest = Dest ^ Src
xorq
         Src, Dest
                       Dest = Dest & Src
andq
         Src, Dest
                       Dest = Dest | Src
         Src, Dest
orq
```

x86-64 Arithmetic and Logical Operators - Single Operand Instructions

```
incq DestDest = Dest + 1
```

- decq DestDest = Dest 1
- negq Dest Dest = Dest
- notq Dest Dest = ~Dest