

(Somaiya Vidyavihar University)





Academic Year: 2024-25

Course Name:	Digital Design Using Verilog HDL	Semester:	IV
Date of Performance:	24 /03 / 2025	DIV/Batch No:	A1
Student Name:	Aaditya Chavan	Roll No:	16014023001

Miniproject

Title: 4 bit ALU with LCD display

Aim and Objective of the Experiment:

- Develop a 4 bit alu with all the standard ALU functions such as logical instructions and arithmetic instructions
- Display the output on onboard leds for debugging and verification
- Display the final output on onboard LCD

COs to be achieved:

- **CO1:** Understand the language constructs and programming fundamentals of Verilog HDL
- **CO2.** Choose the suitable abstraction level for a particular digital design
- CO3. Construct Combinational and sequential circuits in different modeling styles using Verilog
- CO4. Analyze and Verify the functionality of digital circuits/systems using test benches

Theory:

The 4-bit ALU (Arithmetic Logic Unit) project provided an in-depth exploration into digital design using Verilog HDL, focusing on implementing fundamental arithmetic and logical operations in hardware.

The objective was to design an ALU capable of performing tasks such as addition, subtraction, bitwise operations, and division/modulus, and to visualize the results on an LCD display module. Through this exercise, I gained hands-on experience in modular design, hierarchical coding practices, timing control for peripheral communication, and testbench-based simulation. Additionally, integrating the ALU with the LCD controller deepened my understanding of interfacing hardware modules and managing control signals in a synchronous system.



(Somaiya Vidyavihar University)





Arithmetic Operations:

CONTROL	SELECT LINES	S OPERATIONS	
1	4'b0000	ADDITION	
1	4'b0001	SUBTRACTION	
1	4'b0010	MULTIPLICATION	
1	4'b0011	INCREMENT	
1	4'b0100	DECREMENT	
1	4'b1000	DIVISION	
1	4'b1001	MODULUS	

Logical Operations:

CONTROL	SELECT LINES	OPERATIONS
0	4'b0000	AND
0	4'b0001	OR
0	4'b0010	XOR
0	4'b0011	NOT
0	4'b0100	NAND
0	4'b0101	NOR
0	4'b0110	XNOR
0	4'b0111	SHIFT RIGHT LOGICAL
0	4'b1000	SHIFT LEFT LOGICAL

Semester: IV

Problem Statements:

1. Implement a 4 bit ALU




(Somaiya Vidyavihar University)





Academic Year: 2024-25

2. implement a lcd display controller to display the output





(Somaiya Vidyavihar University)



Academic Year: 2024-25

Department of Electronics and Computer Engineering

```
wire [7:0] out logic;
  wire [7:0] out arithmetic;
  l instr l(
    .sel(sel),
    .op1(op1),
    .op2(op2),
    .1 out(out logic)
  );
  a instr a(
    .sel(sel),
    .op1(op1),
    .op2(op2),
    .a_out(out_arithmetic)
  );
  always @(*) begin
    case (control)
       1'b0: out = out logic;
       1'b1: out = out arithmetic;
    endcase
  end
  lcd display lcdmod (
    .clk(clk),
    .data in(out),
    .LCD DATA(LCD DATA),
    .LCD RS(LCD RS),
    .LCD RW(LCD RW),
    .LCD EN(LCD EN),
    .LCD ON(LCD ON),
    .LCD BLON(LCD BLON)
  );
endmodule
```



(Somaiya Vidyavihar University)




Academic Year: 2024-25

Department of Electronics and Computer Engineering

```
Arithmetic instructions module:
module a instr(
       input [3:0] sel,
  input [3:0] op1,
  input [3:0] op2,
  output reg [7:0] a out
       );
              [7:0] div out;
       wire
              [3:0] mod out;
       wire
       divmod d(
  .op1(op1),
  .op2(op2),
  .quotient(div out),
  .remainder(mod out)
);
       always @(*) begin
       case(sel)
              4'b0000: a out = \{4'b0000, op1 + op2\};//addition
              4'b0001: a out = \{4'b0000, op1-op2\};//subtraction
              4'b0010: a out = op1*op2;//multiplication
              4'b0011: a out = op1 + 4'b0001;//increment
              4'b0100: a out = op1 - 4'b0001;//decrement
              4'b1000: a out = div_out;//division
              4'b1001: a out = \{4'b0000, mod out\};//modulus
              default: a out = 8'b0;
       endcase
       end
       endmodule
DIVISION MODULE:
module divmod(
```



(Somaiya Vidyavihar University)





Academic Year: 2024-25

```
// Dividend
input [3:0] op1,
input [3:0] op2,
                    // Divisor
output reg [7:0] quotient, // 4-bit integer + 4-bit fractional part
output reg [3:0] remainder
integer i;
reg [3:0] rem;
reg [7:0] result;
always @(*) begin
  // Default assignments for all variables
  quotient = 8'd0;
  remainder = 4'd0;
  result = 8'd0;
  rem
          = 4'd0;
        = 0;
  i
  if (op2 == 0) begin
     quotient = 8'hFF;
     remainder = 4'hF;
  end else begin
    rem = op1;
    // Integer part
     result[7:4] = op1 / op2;
    rem = op1 \% op2;
    // Fractional part
     for (i = 3; i \ge 0; i = i - 1) begin
       rem = rem << 1:
       if (rem \ge op2) begin
          result[i] = 1;
          rem = rem - op2;
       end else begin
          result[i] = 0;
       end
     end
     quotient = result;
```



(Somaiya Vidyavihar University)





Academic Year: 2024-25

```
remainder = rem;
     end
  end
endmodule
logical instructions module:
module 1 instr(
         input [3:0] sel,
  input [3:0] op1,
  input [3:0] op2,
  output reg [7:0] 1 out
        );
        always @(*) begin
        case(sel)
                 4'b0000: 1 \text{ out} = \{4'b0000, op1 \& op2\}; //and
                 4'b0001: 1 \text{ out} = \{4'b0000, op1 \mid op2\}; //or
                 4'b0010: 1 \text{ out} = {4'b0000, op1 } op2};//xor
                 4'b0011:1 \text{ out} = \{4'b0000, \sim \text{op1}\}; //\text{not}
                 4'b0100: 1 \text{ out} = \{4'b0000, \sim (op1 \& op2)\}; // nand
                 4'b0101:1 \text{ out} = \{4'b0000, \sim (op1 \mid op2)\}; //nor
                 4'b0110: 1 out = \{4'b0000, op1 \sim op2\};//xnor
                 4'b0111:1 \text{ out} = \{4'b0000, \text{ op } 1 >> 1\}; //\text{shift right logical}
                 4'b1000: 1 \text{ out} = {4'b0000, op1} << 1};//shift left logical
                 default: 1 out = 8'b0;
        endcase
        end
endmodule
LCD Display module:
module lcd display (
  input wire clk,
  input wire [7:0] data in,
  output reg [7:0] LCD DATA,
  output reg LCD RS,
```



(Somaiya Vidyavihar University)





Academic Year: 2024-25

```
output reg LCD RW,
output reg LCD EN,
output reg LCD ON,
output reg LCD BLON
reg [25:0] count;
reg [4:0] state;
reg [7:0] hex high, hex low;
reg [7:0] lcd string [0:15];
reg [3:0] char index;
function [7:0] to ascii;
  input [3:0] nibble;
  begin
     if (nibble \leq 10)
       to ascii = "0" + nibble;
     else
       to ascii = "A" + (nibble - 10);
  end
endfunction
initial begin
  LCD ON = 1;
  LCD BLON = 1;
end
always @(posedge clk) begin
  count \le count + 1;
  hex high \leq to ascii(data in[7:4]);
  hex low \leq to ascii(data in[3:0]);
  lcd string[0] \le "R";
  lcd string[1] <= "e";</pre>
  lcd string[2] \le "s";
  lcd string[3] \le "u";
```



(Somaiya Vidyavihar University)



Academic Year: 2024-25

Department of Electronics and Computer Engineering

```
lcd string[4] \le "l";
    lcd string[5] \le "t";
    lcd string[6] <= ":";
    lcd string[7] <= " ";
    lcd string[8] \le "0";
    lcd string[9] \le "x";
    lcd string[10] <= hex high;</pre>
    lcd string[11] \le hex low;
    lcd string[12] <= " ";
    lcd string[13] <= " ";
    lcd string[14] <= " ";
    lcd string[15] <= " ";
    // Generate enable pulse every ~10ms
    if (count[19:0] == 20'd0) begin
       LCD EN \leq 1;
       LCD RW <= 0; // Always writing
       LCD RS <= 1; // Sending data
       LCD DATA <= lcd string[char index];
       char index \leq char index + 1;
       if (char index == 15)
         char index \leq 0;
    end else begin
       LCD EN \leq 0;
    end
  end
endmodule
Testbench:
`timescale 1ms/1ms
module alu4_lcd_tb;
  // Testbench signals
  reg control;
  reg [3:0] sel;
  reg [3:0] op1;
  reg [3:0] op2;
  reg clk;
```



(Somaiya Vidyavihar University)





Academic Year: 2024-25

```
wire [7:0] out;
// LCD signal wires
wire [7:0] LCD DATA;
wire LCD RS, LCD RW, LCD EN, LCD ON, LCD BLON;
// Clock generation
initial begin
  clk = 0;
  forever #5 clk = \simclk; // 100 Hz for simulation visibility
end
// Instantiate the ALU
alu4 lcd uut (
  .control(control),
  .sel(sel),
  .op1(op1),
  .op2(op2),
  .out(out),
  .clk(clk), // required for lcd display inside
  .LCD DATA(LCD DATA),
  .LCD RS(LCD RS),
  .LCD RW(LCD RW),
  .LCD EN(LCD EN),
  .LCD ON(LCD ON),
  .LCD BLON(LCD BLON)
);
initial begin
  $\display(\"Time\tControl\tSel\tOp1\tOp2\tOut\tLCD\EN\tLCD\RS\tLCD\DATA\");
  $monitor("%0t\t%b\t%04b\t%04b\t%04b\t%08b\t%b\t%b\t%8b",
        $time, control, sel, op1, op2, out, LCD EN, LCD RS, LCD DATA);
  // Test 1: Logic AND
  control = 0;
  sel = 4'b0000; op1 = 4'b1010; op2 = 4'b1100; #200;
  // Test 2: Logic OR
```



(Somaiya Vidyavihar University)





Academic Year: 2024-25


```
sel = 4'b0001; op1 = 4'b1010; op2 = 4'b1100; #200;

// Test 3: Arithmetic ADD
control = 1;
sel = 4'b0000; op1 = 4'b0101; op2 = 4'b0011; #200;

// Test 4: Arithmetic MUL
sel = 4'b0010; op1 = 4'b0011; op2 = 4'b0010; #200;

// Test 5: Division
sel = 4'b1000; op1 = 4'b1110; op2 = 4'b0010; #400;

// End simulation
Sstop;
end
endmodule
```





(Somaiya Vidyavihar University)





Academic Year: 2024-25

```
add wave -position end
                        sim:/alu4_lcd_tb/out
add wave -position end sim:/alu4_lcd_tb/LCD_DATA
add wave -position end sim:/alu4_lcd_tb/LCD_RS
add wave -position end sim:/alu4_lcd_tb/LCD_RW
add wave -position end sim:/alu4_lcd_tb/LCD_EN
add wave -position end sim:/alu4_lcd_tb/LCD_ON
add wave -position end sim:/alu4_lcd_tb/LCD_BLON
VSIM 14> run -all
# Time Control Sel
# 0
# 200
                                        00001000
                0000
                        1010
                                1100
                0001
                                        00001110
       0
                        1010
                                1100
# 400
                0000
                        0101
                                0011
                                        00001000
# 600
                0010
                        0011
                                0010
                                        00000110
# 800
                1000
                        1110
                                0010
                                        01110000
# Break in Module alu4_lcd_tb at C:/altera/13.0spl/my projects/alu_lcd/alu4_lcd_tb.v line 63
VSIM 15>
```




(Somaiya Vidyavihar University)





Academic Year: 2024-25



Future Scope of the project

1. Expand the ALU to support 8-bit or 16-bit operations for more complex computation.

Semester: IV

2. Implement pipelining to enhance processing speed and throughput.



(Somaiya Vidyavihar University)





Academic Year: 2024-25

- 3. Interface the ALU with a soft-core CPU for testing as part of a full processor datapath.
- **4.** Add real-time debugging features through UART or 7-segment displays.

Conclusion:

In conclusion, the design and implementation of the 4-bit ALU with LCD display integration served as a practical and insightful exercise in digital logic design and hardware description languages. It not only reinforced core concepts of arithmetic and logical operations but also provided valuable experience in modular coding, hardware interfacing, and real-time result visualization. This project lays a strong foundation for building more complex processor components in the future and demonstrates the potential of Verilog-based design in developing efficient and scalable digital systems.

Semester: IV

Signature of faculty in charge with date: