

**Thapar University, Patiala**  
**Computer Science and Engineering Department**  
**Mid-Semester Examination**

B.E. (COE, CML, SEM, CAG)	<b>UCS608 (Parallel and Distributed Computing)</b>
September 23, 2017	Saturday, 1:00 pm to 3:00 pm
Time- 2 Hours , Maximum Marks - 25	Name of Faculty: Miss Navneet Kaleka

Note:

- All questions are compulsory.
- Answer all parts of the question at same place only.
- Assume any necessary assumption if needed. Quote examples too.

Q.No	Questions	Marks															
1.	<p>Consider the execution of an object code with 200,000 instructions on a 40-MHz processor. The program consists of four major types of instructions. The instruction mix and the number of cycles(CPI) needed for each instruction type are given below based on the result of a program trace experiment:</p> <table border="1"> <thead> <tr> <th>Instruction Type</th><th>CPI</th><th>Instruction mix</th></tr> </thead> <tbody> <tr> <td>Arithmetic and Logic</td><td>1</td><td>60%</td></tr> <tr> <td>Load/store with cache hit</td><td>2</td><td>18%</td></tr> <tr> <td>Branch</td><td>3</td><td>12%</td></tr> <tr> <td>Memory reference with cache miss</td><td>4</td><td>10%</td></tr> </tbody> </table> <p>(a) Calculate the average CPI when the program is executed on a uniprocessor with the above trace results.</p> <p>(b) Calculate the corresponding MIPS rate based on the CPI obtained in part (a).</p>	Instruction Type	CPI	Instruction mix	Arithmetic and Logic	1	60%	Load/store with cache hit	2	18%	Branch	3	12%	Memory reference with cache miss	4	10%	(2,2)
Instruction Type	CPI	Instruction mix															
Arithmetic and Logic	1	60%															
Load/store with cache hit	2	18%															
Branch	3	12%															
Memory reference with cache miss	4	10%															
2.	(a) Consider a 16- node hypercube network. Based on the E-cube routing algorithm show how to route a message from node (0110) to node (1001). All intermediate nodes must be identified on the routing path.	(3)															
3.	<p>Consider the execution of a program of 15,000 instructions by a linear pipeline processor with a clock rate of 20 Mhz. Assume the instruction pipeline has five stages and that one instruction is issued per clock cycle. The penalties due to branch instructions and out- of-sequence executions are ignored.</p> <p>(a) Calculate the speed up factor in using this pipeline to execute the program as compared with the use of an equivalent nonpipelined processor with an equal amount of flow through delay.</p> <p>(b) What are the efficiency and throughput of this pipelined processor?</p>	(2,2)															
4.	<p>Differentiate the following terms:</p> <p>i. UMA and NUMA</p> <p>ii. SIMD and MIMD</p> <p>iii. Implicit Parallelism and Explicit Parallelism</p>	(2,2,2)															
5.	Suppose through experimentation, it was verified that 70% of execution time was spent on parallelizable execution. What is the maximum speedup	(2)															

	that can be achieved with 6 processors?	
6.	<p>(a) Explain the cache – coherence problem and the reasons why it occurs in multiprocessing environment.</p> <p>(b) Name and explain one protocol to cope with multicache inconsistency problem in network connected systems.</p>	(2,2)
7.	Is the routing latency in wormhole routing dependent on the distance (number of nodes traversed)? Give reasons for your answer.	(2)