Unit-6: LSI and MSI component on combinational logic


- Binary adder and substractor, decimal adder,
- Magnitude comparator,
- decoder and encoder,
- Multiplexer and demultiplexer,
- Read-only memory (ROM), programmable,

Logic Array (PLA), Programmable Array Logic (PAL).


N – Bit Parallel Adder

- ✓ The full adder is capable of adding two single digit binary numbers along with a carry input.
- ✓ But in practice we need to add binary numbers which are much longer than one bit.
- ✓ To add two n-bit binary numbers we need to use the n-bit parallel adder.
- ✓ It uses a number of full adders in cascade.
- ✓ The carry output of the previous full adder is connected to the carry input of the next full adder..


N - Bit Parallel Adder



4 - Bit Parallel Adder using full adder




4 bit parallel subtractor:




Logic diagram of a 4-bit parallel subtractor.

4 Bit Binary Parallel Subtractor using IC 7483




IC 7483 as Parallel Adder/Subtractor



BCD adder/ Decimal adder:

• If we add two decimal digits, the maximum result will be 19 (9+9+1).



• The above circuit gives the binary sum. Now we have to convert the binary sum into BCD sum. For this, we have to design a circuit which converts the binary sum into BCD sum. The truth table is as:

	BCD sum					Decimal				
K	Z_{i}	Z_{q}	Z ₂	Z ₁	С	S_{i}	S_4	S_1	S_1	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

For 0-9=>Binary sum = BCD sum For 10-19=> Binary sum + 0110= BCD sum.

- When C=1, it is necessary to add binary 0110 to the binary sum and provide an o/p carry to the next stage.
- A correction is needed when the binary sum has an o/p carry K=1.
- Binary 1010-1111 also needs correction and have a 1 in position Z8.
- To distinguish them from binary 1000 and 1001, which also have a 1 in Z8 position, we specify further that either Z4 or Z2 must have a 1.
- The condition for the correction and o/p carry can be:

$$C = K + Z8Z4 + Z8Z2 = 1$$

(Or it can be derived using K-map for 5 variables from the truth table.)

The circuit diagram of BCD adder is as:





Figure 5-6 Block diagram of a BCD adder

Encoder

- ✓ Encoder is a combinational circuit which is designed to perform the inverse operation of decoder.
- ✓ An encoder has 'n' number of input lines and 'm' number of output lines.
- ✓ An encoder produces an m bit binary code corresponding to the digital input number.
- ✓ The encoder accepts an n input digital word and converts it into m bit another digital word

Encoder



Types of Encoders

✓ Priority Encoder

✓ Decimal to BCD Encoder

✓ Octal to BCD Encoder

√ Hexadecimal to Binary Encoder


Priority Encoder

✓ This is a special type of encoder.

- ✓ Priorities are given to the input lines.
- ✓ If two or more input lines are "1" at the same time, then the input line with highest priority

will be considered.

Priority Encoder 8:3




Priority Encoder 8:3

Truth Table:

		(Outputs							
D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀	Y ₂	Y ₁	Y ₀
0	0	0	0	0	0	0	0	Х	Х	Х
0	0	0	0	0	0	0	1	0	0	0
0	0	0	0	0	0	1	Х	0	0	1
0	0	0	0	0	1	Х	Х	0	1	0
0	0	0	0	1	Х	Х	Х	0	1	1
0	0	0	1	Х	Х	Х	Х	1	0	0
0	0	1	Х	Х	Х	Х	Х	1	0	1
0	1	Х	Х	Х	Х	Х	Х	1	1	0
1	X 9/2020	Х	Х	X	X kash khanal.N	X	Х	1	1	1

Decimal to BCD Encoder




Decimal to BCD Encoder

Truth Table:

				Outputs								
D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D	С	В	Α
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	0	1	Х	0	0	1	0
0	0	0	0	0	0	1	Х	Х	0	0	1	1
0	0	0	0	0	1	Х	Х	Х	0	1	0	0
0	0	0	0	1	Х	Х	Х	Х	0	1	0	1
0	0	0	1	Х	Х	Х	Х	Х	0	1	1	0
0	0	1	Х	Х	Х	Х	Х	Х	0	1	1	1
0	1	Х	Х	Х	Х	Х	Х	Х	1	0	0	0
1	Х	Х	Х	Х	Х	Х	Х	Х	1	0	0	1

- ✓ Decoder is a combinational circuit which is designed to perform the inverse operation of encoder.
- ✓ An decoder has 'n' number of input lines and maximum '2ⁿ' number of output lines.
- ✓ Decoder is identical to a demultiplexer without data input.

Decoder



Typical applications of Decoders

✓ Code Converters

✓ BCD to 7 segment decoders

✓ Nixie tube decoders

✓ Relay actuators


Types of Decoders

✓ 2 to 4 line Decoder

✓ 3 to 8 line Decoder

✓ BCD to 7 Segment Decoder


2 to 4 Line Decoder



11/29/2020

24


2 to 4 Line Decoder



25

3 to 8 Line Decoder

Block Diagram




3 to 8 Line Decoder

Truth Table

Enabl e i/p		Inputs		Outputs									
E	Α	В	C	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀		
0	Х	Х	Х	0	0	0	0	0	0	0	0		
1	0	0	0	0	0	0	0	0	0	0	1		
1	0	0	1	0	0	0	0	0	0	1	0		
1	0	1	0	0	0	0	0	0	1	0	0		
1	0	1	1	0	0	0	0	1	0	0	0		
1	1	0	0	0	0	0	1	0	0	0	0		
1	1	0	1	0	0	1	0	0	0	0	0		
1	1	1	0	0	1	0	0	0	0	0	0		
1 11/2	9/202 1	1	1	1	pra (3 sh kh	anal, Q CIT	0	0	0	0	²⁷ 0		


Implement a full adder using decoder




Implement the following Boolean function using decoder

$$F_1 = \Sigma m (0, 4, 6)$$

 $F_2 = \Sigma m (0, 5)$
 $F_3 = \Sigma m (1, 2, 3, 7)$ where F is a function of A, B, and C




Construct 4:16 line decoder with five 2:4 decoder with enable



Comparison between Encoder & Decoder

Sr. No.	Parameter	Encoder	Decoder
1	Input applied	Active input signal (original message signal)	Coded binary input
2	Output generated	Coded binary output	Active output signal (original message)
3	Input lines	2 ⁿ	n
4	Output lines	N	2 ⁿ
5	Operation	Simple	Complex
6	Applications	E-mail , video encoders etc.	Microprocessors, memory chips etc.

BCD to 7 Segment Decoder - Seven Segment Display





Seven Segment Display


								
		9	Display	Seven Segment				
а	b	С	d	е	f	g	Number	Display
ON	ON	ON	ON	ON	ON	OFF	0	8
OFF	ON	ON	OFF	OFF	OFF	OFF	1	8
ON	ON	OFF	ON	ON	OFF	ON	2	8
ON	ON	ON	ON	OFF	OFF	ON	3	8
OFF	ON	ON	OFF	OFF	ON	ON	4	8
ON	OFF	ON	ON	OFF	ON	ON	5	8
ON	OFF	ON	ON	ON	ON	ON	6	8
ON	ON	ON	OFF	OFF	OFF	OFF	7	8
ON	ON	ON	ON	ON	ON	ON	8	8
ON1/29	^{/202} ©N	ON	ON	O FFakash I	QaN al,NCIT	ON	9	36

Magnitude comparator:

- Magnitude comparator is a combinational circuit, designed to compare two n bits words applied as its input.
- The comparator has three output namely greater(A>B), lesser(A<B) and equal (A=B).
 Depending upon the result of comparison, one of these outputs will go high.







Multiplexers

- ✓ Multiplexer is a circuit which has a number of inputs but only one output.
- ✓ Multiplexer is a circuit which transmits large number of information signals over a single line.
- ✓ Multiplexer is also known as "Data Selector" or MUX.

Necessity of Multiplexers

- ✓ In most of the electronic systems, the digital data is available on more than one lines. It is necessary to route this data over a single line.
- ✓ Under such circumstances we require a circuit which select one of the many inputs at a time.
- ✓ This circuit is nothing but a multiplexer. Which has many inputs, one output and some select lines.
- ✓ Multiplexer improves the reliability of the digital system because it reduces the number of external wired connections.


Advantages of Multiplexers

- ✓ It reduces the number of wires.
- ✓ So it reduces the circuit complexity and cost.
- ✓ We can implement many combinational circuits using Mux.
- ✓ It simplifies the logic design.
- ✓ It does not need the k-map and simplification.

Applications of Multiplexers

- ✓ It is used as a data selector to select one out of many data inputs.
- ✓ It is used for simplification of logic design.
- ✓ It is used in data acquisition system.
- ✓ In designing the combinational circuits.
- ✓ In D to A converters.
- ✓ To minimize the number of connections.

Block Diagram of Multiplexer






Fig. General Block Diagram

Fig. Equivalent Circuit

Relation between Data Input Lines & Select Lines


✓ In general multiplexer contains , n data lines, one output line and m select lines.

✓ To select n inputs we need m select lines such that 2^m=n.

Types of Multiplexers

- √ 2:1 Multiplexer
- √ 4:1 Multiplexer
- √8:1 Multiplexer
- √ 16:1 Multiplexer
- ✓ 32:1 Multiplexer
- √ 64:1 Multiplexer

and so on.....




Block Diagram

Select Lines


Truth Table

Enable i/p (E)	Select i/p (S)	Output (Y)
0	X	0
1	0	D_0
1	1	D_1

Realization of 2:1 Mux using gates




Block Diagram




Truth Table


Enable i/p	Selec	Output	
E	S ₁	S ₀	Υ
0	Х	Х	0
1	0	0	D_0
1	0	1	D_1
1	1	0	D ₂
1	1	1	D_3

Realization of 4:1 Mux using gates










Enable i/p	Select i/p			Outp ut
E	S ₂	S ₁	S ₀	Υ
0	Х	Х	Х	0
1	0	0	0	D ₀
1	0	0	1	D ₁
1	0	1	0	D ₂
1	0	1	1	D ₃
1	1	0	0	D ₄
1	1	0	1	D ₅
1	1	1	0	D ₆
1	1	1	1	D ₇

11/29/2020 Select Lines prakash khanal, NCIT

Block Diagram




Enable	Select Lines				Output
E	S ₃	S ₂	S ₁	S _o	Y
0	Х	Х	X	Х	0
1	0	0	0	0	D_0
1	0	0	0	1	D_1
1	0	0	1	0	D ₂
1	0	0	1	1	D_3
1	0	1	0	0	D ₄
1	0	1	0	1	D_5
1	0	1	1	0	D_6
1	0	1	1	1	D_7
1	1	0	0	0	D ₈
1	1	0	0	1	D_9
1	1	0	1	0	D ₁₀
1	1	0	1	1	D ₁₁
1	1	1	0	0	D ₁₂
1	1	1	0	1	D ₁₃
1	1	1	1	0	D ₁₄
1	1	1	1	1	D15


Truth Table


- ✓ The multiplexers having more number of inputs
 can be obtained by cascading two or more
 multiplexers with less number of inputs. This is
 called as Multiplexer Tree.
- ✓ For example, 32:1 mux can be realized using two 16:1 mux and one 2:1 mux.

8:1 Multiplexer using 4:1 Multiplexer



8:1 Multiplexer using 4:1 Multiplexer





Realization of Boolean expression using Mux

✓ We can implement any Boolean expression using Multiplexers.

✓ It reduces circuit complexity.


✓ It does not require any simplification

Example 1

Implement following Boolean expression using multiplexer

$$f(A, B, C) = \sum m(0, 3, 5, 6)$$


- ✓ Since there are three variables, therefore a multiplexer with three select input is required i.e. 8:1 multiplexer is required
- ✓ The 8:1 multiplexer is configured as below to implement given Boolean expression





Implement following Boolean expression using multiplexer

$$f(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$$

- ✓ Since there are four variables, therefore a multiplexer with four select input is required i.e. 16:1 multiplexer is required
- ✓ The 16:1 multiplexer is configured as below to implement given Boolean expression







De-multiplexer

- ✓ A de-multiplexer performs the reverse operation of a multiplexer i.e. it receives one input and distributes it over several outputs.
- ✓ At a time only one output line is selected by the select lines and the input is transmitted to the selected output line.
- ✓ It has only one input line, n number of output lines and m number of select lines.

Block Diagram of De-multiplexer




Fig. General Block Diagram

Fig. Equivalent Circuit

Relation between Data Output Lines & Select Lines

✓ In general de-multiplexer contains , n output lines, one input line and m select lines.


✓ To select n outputs we need m select lines such that $n=2^{m}$.

Types of De-multiplexers

- √ 1:2 De-multiplexer
- √ 1:4 De-multiplexer
- √ 1:8 De-multiplexer
- √ 1:16 De-multiplexer
- ✓ 1:32 De-multiplexer
- √ 1:64 De-multiplexer

and so on.....

1: 2 De-multiplexer




Block Diagram


Truth Table

Enable i/p	Select i/p	Outputs	
E	S	Y ₀	Y ₁
0	X	0	0
1	0	D _{in}	0
1	1	0	D _{in}

1:2 De-mux using basic gates




1: 4 De-multiplexer



11/29/2020

72


1:4 De-mux using basic gates



73

1: 8 De-multiplexer

Block Diagram



1: 8 De-multiplexer

Fruth Table

1 11/29/2020

Truth lable											
Enabl e i/p	Select i/p			Outputs							
E	S ₂	S ₁	S ₀	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁	Y ₀
0	Х	Х	Х	0	0	0	0	0	0	0	0

 D_{in}

 D_{in}

 D_{in}

 D_{in}

 D_{in}

 D_{in}


prakash khanal OCIT

 D_{in}

 D_{in}

⁷⁵ 0


1: 16 De-multiplexer




De-mux Tree

✓ Similar to multiplexer we can construct the demultiplexer with more number of lines using demultiplexer having less number of lines. This is call as "De-mux Tree".

1:4 De-mux using 1:2 De-mux






Decoder

- ✓ Decoder is a combinational circuit.
- ✓ It converts n bit binary information at its input into a maximum of 2_n output lines.
- ✓ For example, if n=2 then we can design upto 2:4 decoder

2:4 Decoder



11/29/2020

81


De-multiplexer as Decoder


✓ It is possible to operate a de-multiplexer as a decoder.

✓ Let us consider an example of 1:4 de-mux can

be used as 2:4 decoder

1:4 De-multiplexer as 2:4 Decoder





1: 4 De-multiplexer

1: 4 De-multiplexer as 2:4 Decoder

Realization of Boolean expression using De-mux

✓ We can implement any Boolean expression using de-multiplexers.

✓ It reduces circuit complexity.

✓ It does not require any simplification


Example 1

Implement following Boolean expression using de-multiplexer

$$f(A, B, C) = \sum m(0, 3, 5, 6)$$

- ✓ Since there are three variables, therefore a demultiplexer with three select input is required i.e.
 1:8 de-multiplexer is required
- ✓ The 1:8 de-multiplexer is configured as below to implement given Boolean expression

$$f(A, B, C) = \sum m(0, 3, 5, 6)$$




Example 2

Implement following Boolean expression using de-multiplexer

$$f(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$$

- ✓ Since there are four variables, therefore a demultiplexer with four select input is required i.e. 1:16 de-multiplexer is required
- ✓ The 1:16 de-multiplexer is configured as below to implement given Boolean expression



Tristate Logic

✓ In digital electronics three-state, tri-state, or 3state logic allows an output port to assume a high impedance state in addition to the 0 and 1 logic levels, effectively removing the output from the circuit.