

ISA Description

Consider a 16 bit ISA with the following instructions and opcodes, along with the syntax of an assembly language which supports this ISA. The ISA has 6 encoding types of instructions. The description of the types is given later.

Instruction Set Architecture (ISA)

Opcode	Instruction	Semantics	Syntax	Type
00000	Addition	Performs $\text{reg1} = \text{reg2} + \text{reg3}$. If the computation overflows, then the overflow flag is set and 0 is written in reg1 .	<code>add reg1 reg2 reg3</code>	A
00001	Subtraction	Performs $\text{reg1} = \text{reg2} - \text{reg3}$. In case $\text{reg3} > \text{reg2}$, 0 is written to reg1 and overflow flag is set.	<code>sub reg1 reg2 reg3</code>	A
00010	Move Immediate	Performs $\text{reg1} = \$\text{Imm}$ where Imm is a 7 bit value.	<code>mov reg1 \$Imm</code>	B
00011	Move Register	Move content of reg2 into reg1 .	<code>mov reg1 reg2</code>	C
00100	Load	Loads data from mem_addr into reg1 .	<code>ld reg1 mem_addr</code>	D
00101	Store	Stores data from reg1 to mem_addr .	<code>st reg1 mem_addr</code>	D
00110	Multiply	Performs $\text{reg1} = \text{reg2} \times \text{reg3}$. If the computation overflows, then the overflow flag is set and 0 is written in reg1 .	<code>mul reg1 reg2 reg3</code>	A

00111	Divide	Performs reg3/reg4 . Stores the quotient in R0 and the remainder in R1. If reg4 is 0 then overflow flag is set and content of R0 and R1 are set to 0.	div reg3 reg4	C
01000	Right Shift	Right shifts reg1 by \$Imm, where \$Imm is a 7 bit value.	rs reg1 \$Imm	B
01001	Left Shift	Left shifts reg1 by \$Imm, where \$Imm is a 7 bit value.	ls reg1 \$Imm	B
01010	Exclusive OR	Performs bitwise XOR of reg2 and reg3 . Stores the result in reg1 .	xor reg1 reg2 reg3	A
01011	Or	Performs bitwise OR of reg2 and reg3 . Stores the result in reg1 .	or reg1 reg2 reg3	A
01100	And	Performs bitwise AND of reg2 and reg3 . Stores the result in reg1 .	and reg1 reg2 reg3	A
01101	Invert	Performs bitwise NOT of reg2 . Stores the result in reg1 .	not reg1 reg2	C
01110	Compare	Compares reg1 and reg2 and sets up the FLAGS register.	cmp reg1 reg2	C
01111	Unconditional Jump	Jumps to mem_addr , where mem_addr is a memory address.	jmp mem_addr	E
11100	Jump If Less Than	Jump to mem_addr if the less than flag is set (less than flag = 1), where mem_addr is a memory address.	jlt mem_addr	E
11101	Jump If Greater Than	Jump to mem_addr if the greater than flag is set (greater than flag = 1), where mem_addr is a memory address.	jgt mem_addr	E

11111	Jump If Equal	Jump to <code>mem_addr</code> if the equal flag is set (equal flag = 1), where <code>mem_addr</code> is a memory address.	<code>je mem_addr</code>	E
11010	Halt	Stops the machine from executing until reset.	<code>hlt</code>	F

where `reg(x)` denotes register, `mem_addr` is a memory address (must be a 7-bit binary number), and `Imm` denotes a constant value (must be a 7-bit binary number). The ISA has 7 general purpose registers and 1 flag register. The ISA supports an address size of **7 bits**, which is **double byte addressable**. Therefore, each address fetches two bytes of data. This results in a total address space of 256 bytes. This ISA only supports whole number arithmetic. If the subtraction results in a negative number; for example “3 - 4”, the reg value will be set to 0 and overflow bit will be set. All the representations of the number are hence unsigned. The registers in assembly are named as R0, R1, R2, ..., R6 and FLAGS. Each register is 16 bits.

Note: “mov reg \$Imm”: This instruction copies the Imm (7-bit) value in the register’s lower 7 bits. The upper 9 bits are zeroed out.

Example:

Suppose R0 has 1110_1010_1000_1110 stored, and `mov R0 $13` is executed. The final value of R0 will be 0000_0000_0000_1101.

Flags Register Semantics

The semantics of the flags register are as follows:

- Overflow (V): This flag is set by {add, sub, mul, div} when the result of the operation overflows. This shows the overflow status for the last executed instruction.
- Less than (L): This flag is set by the “cmp reg1 reg2” instruction if `reg1 < reg2`.
- Greater than (G): This flag is set by the “cmp reg1 reg2” instruction if the value of `reg1 > reg2`.
- Equal (E): This flag is set by the “cmp reg1 reg2” instruction if `reg1 = reg2`.

The default state of the FLAGS register is all zeros. If an instruction does not set the FLAGS register after the execution, the FLAGS register is reset to zeros.

Structure of the FLAGS Register

The structure of the FLAGS register is as follows:

Unused 12 bits												V	L	G	E
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

The only operation allowed in the FLAGS register is "mov **reg1** FLAGS", where **reg1** can be any of the registers from R0 to R6. This instruction reads the FLAGS register and writes the data into **reg1**. All other operations on the FLAGS register are prohibited.

The **cmp** instruction can implicitly write to the FLAGS register. Similarly, conditional jump instructions can implicitly read the FLAGS register.

Example

R0 has 5, R1 has 10

Implicit write: `cmp R0 R1` will set the L (less than) flag in the FLAGS register.

Implicit read: `jlt 0001001` will read the FLAGS register and figure out that the L flag was set and then jump to address 0001001.

Binary Encoding

The ISA has 6 types of instructions with distinct encoding styles. However, each instruction is of 16 bits, regardless of the type.

- Type A: 3 register type

Opcode (5 bits)					Unused (2 bits)		reg1 (3 bits)			reg2 (3 bits)			reg3 (3 bits)		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- Type B: register and immediate type

opcode (5 bits)					Unused (1 bit)	reg1 (3 bits)			Immediate Value (7 bits)						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- Type C: 2 registers type

Opcode (5 bits)					Unused (5 bits)					reg1 (3 bits)			reg2 (3 bits)		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- Type D: register and memory address type

opcode (5 bits)					Unused (1 bit)	reg1 (3 bits)			Memory Address (7 bits)						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- Type E: memory address type

opcode (5 bits)					unused (4 bits)				Memory Address (7 bits)						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

- Type F: halt

opcode (5 bits)					unused (11 bits)										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Binary Representation for the Register

Binary representation for the register are given as follows:-

Register	Address
R0	000
R1	001
R2	010
R3	011
R4	100
R5	101
R6	110
FLAGS	111

Executable Binary Syntax

The machine exposed by the ISA starts executing the code provided to it in the following format, until it reaches hlt instruction. There can only be one hlt instruction in the whole program, and it must be the last instruction. The execution starts from the 0

th address. The ISA

follows von-neumann architecture with a unified code and data memory. The variables must be allocated in the binary in the program order.