Signals activity on signal

SIGID'quiet[(expr)]

SEQUENTIAL STATEMENTS 4.

SIGID <= [transport] | [reject TIME inertial] [report string] [severity note | warning error | failure]; wait [on {SIGID,}] [until expr] [for time]; [severity note | warning | error failure); report string

{expr [after time]}; VARID := expr;

PROCEDUREID[({[PARID =>] expr,})]; {sequential_statement} [LABEL:] if expr then

{sequential_statement}}] elsif expr then

[sequential_statement]] [LABEL:] case expr is end if [LABEL];

when choice [{| choice}] => sequential statement}

LABEL:] [while expr] loop end case [LABEL];

{sequential statement} end loop [LABEL];

[LABEL:] for ID in range loop {sequential statement}

next [LOOPLBL] [when expr]; end loop [LABEL];

exit [LOOPLBL] [when expr]; return [expression];

PARALLEL STATEMENTS Ŋ.

[port map ({PORTID => SIGID | expr,})];] [generic map ({GENID => expr,});]] [port ({ID : in | out | inout TYPEID }); [generic ({ID: TYPEID;}); [LABEL:] block [is] [declaration]

{parallel statement}]

LABEL:] [postponed] process [({SIGID,})] end block [LABEL]; [{declaration}]

end [postponed] process [LABEL]; [sequential statement]

'LBL:] [postponed] PROCID({[PARID =>] expr,});

SIGID <= [transport] | [reject TIME inertial] [{{expr [after time]} / unaffected when expr report string] [severity note | warning | else}] {expr [after time]} | unaffected; LABEL:] [postponed] with expr select [transport] | [reject TIME inertial] [LABEL:] [*postponed*] assert expr LABEL:] [postponed] SIGID <= {{expr [after time]}

unaffected when choice [{| choice}]];

[[generic map ({GENID => expr,})] LABEL: COMPID

LABEL: entity [LIBID.]ENTITYID [(ARCHID)) port map ({PORTID => SIGID,})]; [[generic map ({GENID => expr,}), **port map** ({PORTID **=>** SIGID,})];

[[generic map ({GENID => expr,})] port map ({PORTID => SIGID,})]; LABEL: configuration [LIBID.]CONFID

LABEL: if expr generate end generate [LABEL]; {parallel_statement}]

LABEL: for ID in range generate

end generate [LABEL]; {parallel_statement}

PREDEFINED ATTRIBUTES ဖ

Ascending type predicate Value to the right in order Value to the left in order Previous value in order String image of value Value of string image Jpper-bound value -ower-bound value Position within type Next value in order Right-bound value eft bound value Value at position FYPID'**rightof**(expr) FYPID'**image**(expr) FYPID'ascending TYPID'**leftof**(expr) TYPID'**succ**(expr) FYPID'prec(expr) FYPID'pos(expr) TYPID'val(expr) TYPID'base TYPID'right TYPID'high TYPID'**low** TYPID'left

Jpper-bound of [nth] index -ower-bound of [nth] index Right-bound of [nth] index ARYID'reverse_range[(expr)] 'right down/to 'left Length of [nth] dimension right >= 'left ? Left-bound of [nth] index Signals event on signal SIGID'delayed[(expr)] Delayed copy of signal 'left down/to 'right ARYID'ascending[(expr)] ARYID'length[(expr)] ARYID'range[(expr)] SIGID'stable[(expr)] TYPID'value(string) ARYID'right[(expr)] ARYID'high[(expr)] ARYID'Iow[(expr)] ARYID'**left**[(expr)]

SIGID'transaction[(expr)]

Toggles if signal active Active driver predicate /alue before last event Time since last active **Fime since last event** Pathname of object Pathname to object Activity on signal? Event on signal? Name of object Value of driver OBJID'instance_name OBJID'simple_name SIGID'driving value OBJID'path_name SIGID'last_active SIGID'last value SIGID'last event SIGID'driving SIGID'active SIGID'event

PREDEFINED TYPES

Array of characters hr, min, sec, ms, Floating-point '0', '1' us, ns, ps, fs ntegers >= 0 rue or false Array of bits 32 or 64 bits Integers > 0 -bit ASCII BIT_VECTOR(NATURAL) STRING(POSITIVE) DELAY_LENGTH CHARACTER **BOOLEAN** NATURAL **POSITIVE** INTEGER REAL TIME

PREDEFINED FUNCTIONS

ထ

Returns current simulation time **DEALLOCATE**(ACCESSTYPOBJ)

Deallocate dynamic object FILE_OPEN([status], FILEID, string, mode)

Close file FILE_CLOSE(FILEID)

LEXICAL ELEMENTS . ට

decimal literal ::= integer [. integer] [E[+|-] integer] Identifier ::= letter { [underline] alphanumeric } based literal ::=

integer # hexint [. hexint] # [E[+|-] integer] bit string literal ::=B|O|X " hexint "

-- comment text

comment ::=

reproduce and distribute strictly verbatim copies of this © 1995 Qualis Design Corporation. Permission to document in whole is hereby granted.

Qualis Design Corporation Beaverton, OR USA

Phone: +1-503-531-0377 FAX: +1-503-629-5525 E-mail: info@qualis.com

Also available: 1164 Packages Quick Reference Card Verilog HDL Quick Reference Card