4. SYNOPSYS' STD_LOGIC_ARITH

4.1. PREDEFINED TYPES

UNSIGNED(na to | downto na) SIGNED(na to | downto na)

Arrays of STD LOGIC Integer, 0 or 1 SMALL INT

4.2. OVERLOADED OPERATORS

					sg,l∨									
Right	Sg	듬	Sg	듬	Sg	S	.⊑	.⊑	<u>_</u>	<u>_</u>	듬	Sg	.⊑	.⊑
ô	aps	+	<u>'</u> ,'	/ , *, ',	/,*,-,+	+,-,*,/c	+,- د	+,- د	+,- د	+,- د	=/:='=<:=>'<'>	=/:='=<:=>'<:>	0,>,<===================================	<,>,<=,>=,=,=,
Left				H	sg	Sg	H	sg	H	sg	H	sg	H	Sg

4.3. PREDEFINED FUNCTIONS

SHL(un, un)	H	
SHR(un, un)	n	
SHL(sg, un)	sg	
SHR(sg, un)	Sg	
EXT(N, in)	_≥	zero-extenc
SEXT(Iv, in)	<u>></u>	sign-exten

4.4. Conversion Functions

Function	SIGNED(from)	UNSIGNED(from)	STD_LOGIC_VECTOR(from)	CONV_INTEGER(from)	CONV_UNSIGNED(from, size	CONV_SIGNED(from, size)	
٢	Sg	H	>	.⊑	H	Sg	4
E	≥.	sg,lv	sg,un	nn,sg	in,un,sg,u	in,un,sg,u sg	200
From	un,∖v	Sg	Sg	'n	.⊑	.⊑	

in,un,sg,u N CONV_STD_LOGIC_VECTOR(from, size)

5. SYNOPSYS' STD_LOGIC_MISC

5.1. PREDEFINED FUNCTIONS

n/l	n/l	l/n
AND_REDUCE(IV UV)	OR_REDUCE(IV uv)	XOR_REDUCE(IV uv)

6. Synopsys' STD_LOGIC_UNSIGNED

6.1. OVERLOADED OPERATORS

Right Return	<u>></u>	≥ ≥	.⊑	<u>/</u> n	<u>></u>	.⊑
t Op	+	*.'.+	'-' +	°-'+	=/'='=<'=>'<'>	0,>,<=,>=,=,=,=,=
Left		2	2	2	2	2

6.2. Conversion Functions

Function	CONV_INTEGER(from)
၀	.⊑
From	<u>≥</u>

7. SYNOPSYS' STD_LOGIC_SIGNED

7.1. OVERLOADED OPERATORS

Right Return	2	2	2	.⊑	'n	2	.⊑
ô	aps	<u>'</u> ,	*.'.' +	°-'-	°-'+	=/'=',=',=',<'>	~ II/ II II \
Left			2	2		>	

7.2. Conversion Functions

Function	CONV_INTEGER(from
L O	.⊑
From	≥

SYNOPSYS' STD LOGIC TEXTIO ထ

READ(line, lv, [good]);
WRITE(line, u/, [justify], [width]);
WRITE(line, uv, [justify], [width]); WRITE(line, lv, [justify], [width]); READ(line, uv, [good]); READ(line, u/l, [good]); Read/write binary values

Read/write octal values

OREAD(line, lv, [good]);
OWRITE(line, uv, [justify], [width]); OWRITE(line, lv, [justify], [width]); OREAD(line, uv, [good]);

HWRITE(line, uv, [justify], [width]); HWRITE(line, lv, [justify], [width]); Read/write hexadecimal values HREAD(line, uv, [good]); HREAD(line, Iv, [good])

9. CADENCE'S STD_LOGIC_ARITH

9.1. OVERLOADED OPERATORS

Right Return							
QO							o =/'='=<'=>'<'>
Left	•			≥			

9.2. Predefined Functions

	2	≥	/n		≥	≥	2	≥		2	≥	2	≥
C-like ?: replacements:	COND_OP(bool, Iv, Iv)	COND_OP(bool, uv, uv)	COND (bool, u/l, u/l)	Shift operations:	SH_LEFT(Iv, na)	SH_LEFT(uv, na)	SH_RIGHT(Iv, na)	SH_RIGHT(uv, na)	Resize functions:	ALIGN_SIZE(Iv, na)	ALIGN_SIZE(uv, na)	ALIGN_SIZE(u/l, na)	ALIGN_SIZE(u/l, na)

9.3. Conversion Functions

Function	TO_INTEGER(from)		TO_STDLOGICVECTOR(from, size)	
2	.⊑	>	ro_st	:
From	lv,uv,u/l	.⊑		.!

TO STDULOGICVECTOR(from, size)

reproduce and distribute strictly verbatim copies of this © 1995 Qualis Design Corporation. Permission to document in whole is hereby granted.

Qualis Design Corporation Beaverton, OR USA

Phone: +1-503-531-0377 FAX: +1-503-629-5525 E-mail: info@qualis.com

VHDL Quick Reference Card Verilog HDL Quick Reference Card Also available: