Flash Attention on FPGA

Aakarsh A

Department of Computer Science and Automation Indian Institute of Science

May 30, 2025


Overview

1. Flash Attention Implementation in brief


2. e^{-x} Implementation

3. Future Work


Block Level Design




- Phase 1 : Calculation of \widetilde{m}_{ij} , \widetilde{P}_{ij} and \widetilde{l}_{ij}
- $S_{ij} = Q_i K_j^T$ • $\widetilde{m}_{ij} = rowmax(S_{ij})$
- $\tilde{P}_{ij} = \exp(S_{ij} \tilde{m}_{ij})$
- $\tilde{l}_{ii} = rowsum(\tilde{P}_{ii})$










Focus on Phase - 2

```
\begin{split} & \text{Phase 2: Calculation of} \ \ \mathbf{m}_i^{\text{new}} \text{and} \ l_i^{\text{new}} \\ & \cdot \quad \mathbf{m}_i^{\text{new}} = \max(m_i, \widetilde{m}_{ij}) \ , \\ & \cdot \quad l_i^{\text{new}} = e^{m_i - m_i^{\text{new}}} l_i + e^{\widetilde{m}_{ij} - m_i^{\text{new}}} \widetilde{l}_{ij} \end{split}
```



RTL Components

- Negative Exponential Engine
- BRAM/URAM Access and Storage
- Timing and Control Unit
- Vector Multiplier
- Vector Adder
- Subtractor
- Comparator


Why Hybrid Approach?

Our goal: Hardware acceleration.

- Faster Memory Access (Infer LUTs) at the expense of hardware (DSPs).
- Minimize Latency and maximize operation frequency.


Hybrid Approach

Pipelined Dual LUT & Series Approximation



Latency is 2 clock cycles and Throughput is 1. DSPs used: 2

Simulation Results



- Output is 32 bits: 2 Integer Bits and 30 Fractional bits
- Achieved a maximum error of less than 0.0005 (0.05 % error in values).
- The previous implementation using $2^{\frac{-x}{\ln 2}}$ was replaced due to higher latency when pipelined and their difficulty for realizing fractions.

Future Work

- 1. Accuracy comparison between different implementation techniques. Target error: Less than 0.005
- 2. RTL implementation of the Timing and Control Unit, along with other subunits,
- 3. Verification of Phase-2 on the Alveo V80 FPGA.

The End