Flash Attention on FPGA

Aakarsh A

Department of Computer Science and Automation Indian Institute of Science

June 13, 2025

Overview


1. Implementation results from Zedboard

2. Phase-2 timing performance improvement

3. Future Work


Implementation Result: 1

PS & PL Approach




Block Design integrating PS and PL via AXI Interconnect, and our designed RTL block is created as another AXI-4 Lite block to effectively interface with PS.

Implementation Result: 2



Implementation on Zedboard



Timing info for negative exponential after frequency optimization(Achieved 214 MHz). Further increment possible in Alveo V80 based on their DSPs' processing speed.

Xilinx SDK

```
xil printf(ctrl1: "Writing x val = %d, inp valid = %d\r\n", x val, inp valid);
Xil Out32(Addr: AXI ADDRESS + 0x00, Value: x val);
Xil_Out32(Addr: AXI_ADDRESS + 0x04, Value: inp_valid);
xil printf(ctrl1: "Waiting for o valid = 1...\r\n");
do {
    read data = Xil In32(Addr: AXI ADDRESS + 0x0C); // read entire 32-bit req
    out valid = read data & 0x1;
} while (out valid == 0);
// At this point, o valid == 1
xil_printf(ctrl1: "o_valid asserted by PL\r\n");
v = Xil In32(Addr: AXI ADDRESS + 0x08);
// Might add extra software logic.
xil_printf(ctrl1: "Read exp_value = 0x%08x (decimal %d)\r\n", (unsigned) y, (int) y);
```

Generate Bitstream, export Hardware, and set it as Platform hardware in Vitis SDK, and Code up the application/task as needed.

Complete PS-PL flow ouput

```
COM6-PuTTY

--- AXI-Lite -- PL Test Application Starting ---
Writing x_val = 30894, inp_valid = 1
Waiting for o_valid = 1...
o_valid asserted by PL
Read exp_value = 0x0008BF58 (decimal 573272)
```

The output was captured on PuTTY from the Zedboard through UART. For further testing, the inputs can be sent one by one for pipelined output.

Initial Phase-2 design timing analysis

						THS (ns)	, ,		Total Endpoints	WPWS (na
-2.354	-236.053		132	 1021	0.122	0.000		0	1021	4.50
ng const	raints are no	ot met.								
		J MCO.								
ock Summ	ary									

 The design had a latency of 7 clock cycles, but due to quick BRAM access and a non-pipelined multiplier, the maximum operating frequency was less than 100 MHz at 81 MHz.

Improved Phase-2 design: 1



- The design has a latency of 13 CC, compared to the previous design of 7 CC.
- BRAM access: 2 CC, comparison and storage: 2 CC, subtraction: 1 CC, e^{-x}: 3 CC, Pipelined Multiplication: 3 CC and addition: 1 CC. Total = 13 CC latency. After the first output, every other output is obtained in consecutive cycles.
- Further improvements: Improve BRAM access, and Multiplier's efficiency dependent on Alveo V80.

Improved Phase-2 design: 2

0.000	() 464	0.107	0.000				
					0	464	2.276	0.00
ry								
	ified timing	ified timing constraints are met.						

- Though it had a latency of 13 CC, the maximum achievable frequency increased to 162 MHz from 81 MHz. (Might further increase with addition of PS-PL interface).
- The increment percentage might not directly correlate with Alveo's performance, but will definitely improve the timing performance overall by a significant margin.

Future Work

- 1. Resolve issues with Phase-2 Zedboard Implementation.
- 2. RTL implementation of Phase-3 with integration with Phase-2 with implementation.
- 3. Verification of Phase-2 on the Alveo V80 FPGA.
- 4. More info on NoC configuration on V80.

THE END

Feedback & Improvement Ideas?