

# PES UNIVERSITY

Department of Computer Science & Engineering



**Digital Design and Computer Organisation Laboratory**

**UE24CS251A**

**WEEK 1 submission**

<b>Name of the Student</b>	<b>Tilak Giridhar Kumta</b>
<b>SRN</b>	<b>PES1UG24CS696</b>
<b>Section</b>	<b>L</b>
<b>Department</b>	<b>CSE</b>
<b>Campus</b>	<b>Ring Road Campus</b>

Program: Basic AND gate

1	<p>Program screen shot: Module file(Example f1.v)</p>  <pre> module and2(output y,input a,b); and(y,a,b); endmodule </pre>
2	<p>Program screen shot :Testbench file(f1_tb.v)</p>  <pre> and2_tb.v 1  module tb; 2 3  reg a,b; 4  wire y; 5 6  and2 a1(y,a,b); 7  initial begin \$dumpfile("dump.vcd"); 8  \$dumpvars(0,tb); 9 10 end 11 12 initial begin \$monitor(\$time,"a= %b,b=%b,y=%b\n",a,b,y); 13 a= 1'b0; 14 b=1'b0; 15 16 #10 17 a = 1'b0; 18 b = 1'b1; 19 #10 20 a = 1'b1; 21 b = 1'b0; 22 #10 23 a = 1'b1; 24 b = 1'b1; 25 26 end 27 28 endmodule </pre>
3	<p>Verilog VVP Output Screen Shot</p>

```

C:\iverilog\bin>vvp test
VCD info: dumpfile dump.vcd opened for output.
      0a= 0,b=0,y=0

      10a= 0,b=1,y=0

      20a= 1,b=0,y=0

      30a= 1,b=1,y=1

C:\iverilog\bin>gtkwave dump.vcd


GTKWave Analyzer v3.3.48 (w)1999-2013 BSI

[0] start time.
[30] end time.
MM Destroy

C:\iverilog\bin>

```


#### 4 GTKWAVE Screenshot



## Program: Basic NOT gate

1 [Program screen shot:](#) Module file(Example f1.v)

	<pre> module not2(output y, input a); not(y,a); endmodule </pre>
2	<p>Program screen shot :Testbench file(f1_tb.v)</p> <pre> module tb; reg a; wire y;  not2 a1(y,a);  initial begin     \$dumpfile("dump.vcd");     \$dumpvars(0,tb); end  initial begin     \$monitor(\$time, " a=%b y=%b", a, y);      a = 1'b0;     #10 a = 1'b1;     #10 a = 1'b0;     #10 a = 1'b1; end  endmodule </pre>
3	<p>Verilog VVP Output Screen Shot</p>

	<pre> C:\iverilog\bin&gt;vvp test VCD info: dumpfile dump.vcd opened for output.       0 a=0 y=1      10 a=1 y=0      20 a=0 y=1      30 a=1 y=0 </pre>
4	<p>GTKWAVE Screenshot</p> 

## Program: Basic OR gate

1	<p>Program screen shot: Module file(Example f1.v)</p> <pre> module or2(output y,input a,b); or(y,a,b); endmodule </pre>
2	<p>Program screen shot :Testbench file(f1_tb.v)</p>

```

or2_tb.v
1  module tb;
2
3  reg a,b;
4  wire y;
5
6  or2 a1(y,a,b);
7  initial begin $dumpfile("dump.vcd");
8  $dumpvars(0,tb);
9
10 end
11
12 initial begin $monitor($time,"a= %b,b=%b,y=%b\n",a,b,y);
13 a= 1'b0;
14 b=1'b0;
15
16 #10
17 a = 1'b0;
18 b = 1'b1;
19 #10
20 a = 1'b1;
21 b = 1'b0;
22 #10
23 a = 1'b1;
24 b = 1'b1;
25
26 end
27
28 endmodule

```

### 3 Verilog VVP Output Screen Shot

```


C:\iverilog\bin>vvp test
VCD info: dumpfile dump.vcd opened for output.
      0a= 0,b=0,y=0

      10a= 0,b=1,y=1


      20a= 1,b=0,y=1

      30a= 1,b=1,y=1

```

4	<p>GTKWAVE Screenshot</p> 


## Program1:




1	<p>Program screen shot: Module file(Example f1.v)</p> <pre> module circ1(output D, output E, input A, input B, input C);     wire w1;     and(w1,A,B);     not(E,C);     or(D, w1, E); endmodule </pre>
---	---

2	<p>Program screen shot :Testbench file(f1_tb.v)</p> <pre> module tb; reg A,B,C; wire D,E; circ1 a1(D,E,A,B,C); initial begin     \$dumpfile("dump.vcd");     \$dumpvars(0, tb); end  initial begin     \$monitor(\$time, " A=%b B=%b C=%b   D=%b E=%b", A, B, C, D, E);      A=0; B=0; C=0;     #10 A=0; B=0; C=1;     #10 A=0; B=1; C=0;     #10 A=0; B=1; C=1;     #10 A=1; B=0; C=0;     #10 A=1; B=0; C=1;     #10 A=1; B=1; C=0;     #10 A=1; B=1; C=1; end  endmodule </pre>
3	<p>Verilog VVP Output Screen Shot</p> <pre> iverilog -bin vvp test D info: dumpfile dump.vcd opened for output.       0 A=0 B=0 C=0   D=1 E=1      10 A=0 B=0 C=1   D=0 E=0      20 A=0 B=1 C=0   D=1 E=1      30 A=0 B=1 C=1   D=0 E=0      40 A=1 B=0 C=0   D=1 E=1      50 A=1 B=0 C=1   D=0 E=0      60 A=1 B=1 C=0   D=1 E=1      70 A=1 B=1 C=1   D=1 E=0 </pre>
4	<p>GTKWAVE Screenshot</p>





Program2:



1	<p>Program screen shot: Module file(Example f1.v)</p> <pre> module circ2(output D, input A, input B, input C);     wire w1;     and(w1,C,B);     or(D,w1,A); endmodule </pre>
2	<p>Program screen shot :Testbench file(f1_tb.v)</p>

```

module tb;
reg A,B,C;
wire D;
circ2 a1(D,A,B,C);
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, tb);
end

initial begin
    $monitor($time, " A=%b B=%b C=%b | D=%b", A, B, C, D);

    A=0; C=0; B=0;
    #10 A=0; C=0; B=1;
    #10 A=0; C=1; B=0;
    #10 A=0; C=1; B=1;
    #10 A=1; C=0; B=0;
    #10 A=1; C=0; B=1;
    #10 A=1; C=1; B=0;
    #10 A=1; C=1; B=1;
end

endmodule

```


### 3 Verilog VVP Output Screen Shot

```


VCD info: dumpfile dump.vcd opened for output.
      0 A=0 B=0 C=0 | D=0
     10 A=0 B=1 C=0 | D=0
     20 A=0 B=0 C=1 | D=0
     30 A=0 B=1 C=1 | D=1
     40 A=1 B=0 C=0 | D=1
     50 A=1 B=1 C=0 | D=1
     60 A=1 B=0 C=1 | D=1
     70 A=1 B=1 C=1 | D=1

```

### 4 GTKWAVE Screenshot



Program 3:



1 [Program screen shot:](#) Module file(Example f1.v)

```

module circ3(output F, input A, input B, input C,input D,input E);
    wire w1;
    wire w2;
    wire w3;
    and(w1,B,C);
    or(w2,w1,A);
    and(w3,D,E);
    or(F,w2,w3);
endmodule

```

2 Program screen shot :Testbench file(f1\_tb.v)

```

module tb;
reg A,B,C,D,E;
wire F;
circ3 a1(F,A,B,C,D,E);
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, tb);
end

initial begin

    $monitor($time, " A=%b B=%b C=%b D=%b E=%b | F=%b", A, B, C, D, E, F);


A=0;B=0;C=0;D=0;E=0;#10;
A=0;B=0;C=0;D=0;E=1;#10;
A=0;B=0;C=0;D=1;E=0;#10;
A=0;B=0;C=0;D=1;E=1;#10;
A=0;B=0;C=1;D=0;E=0;#10;
A=0;B=0;C=1;D=0;E=1;#10;
A=0;B=0;C=1;D=1;E=0;#10;
A=0;B=0;C=1;D=1;E=1;#10;
A=0;B=1;C=0;D=0;E=0;#10;
A=0;B=1;C=0;D=0;E=1;#10;
A=0;B=1;C=0;D=1;E=0;#10;
A=0;B=1;C=0;D=1;E=1;#10;
A=0;B=1;C=1;D=0;E=0;#10;
A=0;B=1;C=1;D=0;E=1;#10;
A=0;B=1;C=1;D=1;E=0;#10;
A=0;B=1;C=1;D=1;E=1;#10;
A=1;B=0;C=0;D=0;E=0;#10;
A=1;B=0;C=0;D=0;E=1;#10;
A=1;B=0;C=0;D=1;E=0;#10;
A=1;B=0;C=0;D=1;E=1;#10;
A=1;B=0;C=1;D=0;E=0;#10;
A=1;B=0;C=1;D=0;E=1;#10;
A=1;B=0;C=1;D=1;E=0;#10;
A=1;B=0;C=1;D=1;E=1;#10;

```

3 Verilog VVP Output Screen Shot

```
CD info: dumpfile dump.vcd opened for output.
  0 A=0 B=0 C=0 D=0 E=0 | F=0
 10 A=0 B=0 C=0 D=0 E=1 | F=0
 20 A=0 B=0 C=0 D=1 E=0 | F=0
 30 A=0 B=0 C=0 D=1 E=1 | F=1
 40 A=0 B=0 C=1 D=0 E=0 | F=0
 50 A=0 B=0 C=1 D=0 E=1 | F=0
 60 A=0 B=0 C=1 D=1 E=0 | F=0
 70 A=0 B=0 C=1 D=1 E=1 | F=1
 80 A=0 B=1 C=0 D=0 E=0 | F=0
 90 A=0 B=1 C=0 D=0 E=1 | F=0
100 A=0 B=1 C=0 D=1 E=0 | F=0
110 A=0 B=1 C=0 D=1 E=1 | F=1
120 A=0 B=1 C=1 D=0 E=0 | F=1
130 A=0 B=1 C=1 D=0 E=1 | F=1
140 A=0 B=1 C=1 D=1 E=0 | F=1
150 A=0 B=1 C=1 D=1 E=1 | F=1
160 A=1 B=0 C=0 D=0 E=0 | F=1
170 A=1 B=0 C=0 D=0 E=1 | F=1
180 A=1 B=0 C=0 D=1 E=0 | F=1
190 A=1 B=0 C=0 D=1 E=1 | F=1
200 A=1 B=0 C=1 D=0 E=0 | F=1
210 A=1 B=0 C=1 D=0 E=1 | F=1
220 A=1 B=0 C=1 D=1 E=0 | F=1
230 A=1 B=0 C=1 D=1 E=1 | F=1
240 A=1 B=1 C=0 D=0 E=0 | F=1
250 A=1 B=1 C=0 D=0 E=1 | F=1
260 A=1 B=1 C=0 D=1 E=0 | F=1
270 A=1 B=1 C=0 D=1 E=1 | F=1
280 A=1 B=1 C=1 D=0 E=0 | F=1
290 A=1 B=1 C=1 D=0 E=1 | F=1
300 A=1 B=1 C=1 D=1 E=0 | F=1
310 A=1 B=1 C=1 D=1 E=1 | F=1
```

4 GTKWAVE Screenshot



Additional Program:

	<p>Design a simple digital logic circuit for an <b>automatic fan controller</b> that turns ON a fan based on two conditions and also write the Verilog code.</p> <ul style="list-style-type: none"> <li>• <b>T (Temperature High)</b> = 1, if temperature exceeds threshold</li> <li>• <b>P (Person Present)</b> = 1, if a person is in the room</li> </ul> <p>The <b>fan (F)</b> should turn <b>ON</b> (F=1) <b>only when the temperature is high AND a person is present</b>. Otherwise, the fan remains OFF.</p> <p>Additionally, there is an <b>override switch (O)</b> that can force the fan ON irrespective of the other conditions.</p>
1	<p>Program screen shot: Module file(Example f1.v)</p> <pre> module add1(output O, input P, input F,input S); wire g;     and(g,P,F);     or(O,g,S); endmodule </pre>
2	<p>Program screen shot :Testbench file(f1_tb.v)</p>

```

module tb;

reg P,F,S;
wire O;

add1 a1(O,P,F,S);
initial begin $dumpfile("dump.vcd");
$dumpvars(0,tb);

end

initial begin $monitor($time,"Person = %b,Fan = %b, Switch = %b | O=%b\n",P,F,S,O);
P=0; F=0; S=0;#10;
P=0; F=0; S=1;#10;
P=0; F=1; S=0;#10;
P=0; F=1; S=1;#10;
P=1; F=0; S=0;#10;
P=1; F=0; S=1;#10;
P=1; F=1; S=0;#10;
P=1; F=1; S=1;#10;

end

endmodule

```

### 3 Verilog VVP Output Screen Shot

```

C:\iverilog\bin>vvp test
VCD info: dumpfile dump.vcd opened for output.
      0Person = 0,Fan = 0, Switch = 0 | O=0
    10Person = 0,Fan = 0, Switch = 1 | O=1
    20Person = 0,Fan = 1, Switch = 0 | O=0
    30Person = 0,Fan = 1, Switch = 1 | O=1
    40Person = 1,Fan = 0, Switch = 0 | O=0
    50Person = 1,Fan = 0, Switch = 1 | O=1
    60Person = 1,Fan = 1, Switch = 0 | O=1
    70Person = 1,Fan = 1, Switch = 1 | O=1

```

4

#### GTKWAVE Screenshot

