# Digital Design and Computer Organisation Laboratory 3rd Semester, Academic Year 2025

Date:29-09-2025

Name: Aakash Desai	SRN:PES1UG24CS006	Section
		3A

Week Number: 6 Program Number: 1

TITLE: Write an iverilog program to design and implement a 2-bit up counter using JK flip flops. Generate the VVP output and simulation waveform using GTKWave.

## **Deliverables**

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included

## **I.Verilog Code Snippet**

#### Main code

```
module jkff(input clk, input reset, input j, input k, output reg q);
    always @(posedge clk) begin
        if (reset)
            q <= 1'b0;
                             // synchronous reset
        else begin
            case ({j,k})
2'b00: q <= q;
                                      // no change
                2'b01: q <= 1'b0;
                                      // reset
                2'b10: q <= 1'b1;
                2'b11: q <= ~q;
                                       // toggle
            endcase
        end
    end
endmodule
module up counter 2bit(input clk, input reset, output [1:0] q);
    wire j0, k0, j1, k1;
    assign j0 = 1'b1;
    assign k0 = 1'b1;
    assign j1 = q[0];
    assign k1 = q[0];
    jkff jkff0 (.clk(clk), .reset(reset), .j(j0), .k(k0), .q(q[0]));
    jkff jkff1 (.clk(clk), .reset(reset), .j(j1), .k(k1), .q(q[1]));
endmodule
```


#### Test Bench

```
module tb_up_counter_2bit;
    reg clk, reset;
    wire [1:0] q;
    up_counter_2bit uut(.clk(clk), .reset(reset), .q(q));
    initial clk = 0;
    always #5 clk = ~clk;
    initial begin
        $dumpfile("up_counter_jk.vcd");
        $dumpvars(0, tb_up_counter_2bit);
        $display("Time\tClk\tReset\tQ1Q0");
        $monitor("%0t\t%b\t%b\t%b\b", $time, clk, reset, q[1], q[0]);
                        // apply reset
        reset = 1; #10;
                          // release reset
        reset = 0;
        #60;
                        // reset again
        reset = 1; #10;
                         // release reset
        reset = 0;
        #40;
        $finish;
    end
endmodule
```

## II Verilog VVP output ScreenShot

```
C:\iverilog\bin\Week6>vvp dsn
VCD info: dumpfile up_counter_jk.vcd opened for output.
                            Q1Q0
Time
         Clk
                  Reset
0
5
10
         0
                   1
                            ΧХ
                   1
         1
                            00
         0
                   0
                            00
15
         1
                   0
                            01
20
         0
                   0
                            01
25
         1
                   0
                            10
30
         0
                   0
                            10
35
         1
                   0
                            11
40
         0
                   0
                            11
45
         1
                   0
                            00
50
         0
                   0
                            00
55
         1
                   0
                            01
60
         0
                   0
                            01
65
         1
                   0
                            10
70
         0
                   1
                            10
75
         1
                  1
                            00
80
         0
                   0
                            00
85
                   0
         1
                            01
90
         0
                   0
                            01
95
                   0
         1
                            10
100
         0
                   0
                            10
105
         1
                   0
                            11
110
         0
                   0
                            11
115
         1
                   0
                            00
120
                            00
```

## III GTKWave ScreenShot



# **IV Excitation Table**

Current State		Next State		Flip Flops			
Q1	Q0	Q1	Q0	J1	K1	JO	KO
0	0	0	1	0	X	1	X
0	1	1	0	1	Χ	X	1
1	0	1	1	X	0	1	Х
1	1	0	0	Χ	1	Χ	1

TITLE: Write an iverilog program to design and implement a 2-bit down counter using JK flip flops. Generate the VVP output and simulation waveform using GTKWave.

#### **Deliverables**

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included

## I. Verilog Code Snippet

#### • Main Code

```
module jkff(input clk, input reset, input j, input k, output reg q);
    always @(posedge clk) begin
         if (reset)
             q <= 1'b0; // synchronous reset
         else begin
             case ({j,k})
                  2'b00: q <= q; // no change

2'b01: q <= 1'b0; // reset

2'b10: q <= 1'b1; // set

2'b11: q <= ~q; // toggle
             endcase
         end
    end
endmodule
module down counter 2bit(input clk, input reset, output [1:0] q);
    wire j0, k0, j1, k1;
    assign j0 = 1'b1;
    assign k0 = 1'b1;
    assign j1 = \sim q[0];
    assign k1 = \sim q[0];
    // instantiate two JK flip-flops
    jkff jkff0 (.clk(clk), .reset(reset), .j(j0), .k(k0), .q(q[0]));
    jkff jkff1 (.clk(clk), .reset(reset), .j(j1), .k(k1), .q(q[1]));
endmodule
```


#### Test Bench

```
module tb_up_counter_2bit;
   reg clk, reset;
   wire [1:0] q;
   down_counter_2bit uut(.clk(clk), .reset(reset), .q(q));
   initial clk = 0;
   always #5 clk = ~clk;
   initial begin
       $dumpfile("up_counter_jk.vcd");
       $dumpvars(0, tb_up_counter_2bit);
       $display("Time\tClk\tReset\tQ1Q0");
       $monitor("%0t\t%b\t%b\t%b%b", $time, clk, reset, q[1], q[0]);
       reset = 1; #10; // apply reset
       reset = 0; // release reset
       #60;
       reset = 1; #10; // reset again
       reset = 0; // release reset
       #40;
       $finish;
   end
endmodule
```

# II Verilog VVP ScreenShot

Time	Clk	Reset	Q1Q0 _
0	0	1	XX
5	1	1	00
10	0	0	00
15	1	0	11
20	Θ	0	11
25	1	0	10
30	Θ	Θ	10
35	1	Θ	01
40	0	0	01
45	1	Θ	00
50	Θ	Θ	00
55	1	Θ	11
60	0	Θ	11
65	1	0	10
70	0	1	10
75	1	1	00
80	0	0	00
85	1	0	11
90	0	0	11
95	1	Θ	10
100	0	0	10
105	1	0	01
110	0	0	01
115	1	0	00
120	0	0	00

## **III GTK wave Screenshot**



# **IV Excitation Table**

Current S	Current State		Next State		Flip Flops			
Q1	Q0	Q1	Q0	J1	K1	JO	KO	
0	0	1	1	1	Х	1	Χ	
0	1	0	0	0	Х	Х	1	
1	0	0	1	Х	1	1	Χ	
1	1	1	0	Χ	0	Χ	1	

TITLE: Write an iverilog program to design and implement a 2-bit up-down counter using JK flip flops. Generate the VVP output and simulation waveform using GTKWave.

#### **Deliverables**

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included
- I Iverilog code

```
module jkff(input clk, input reset, input j, input k, output reg q);
    always @(posedge clk) begin
        if (reset)
            q <= 1'b0; // synchronous reset</pre>
        else begin
             case ({j,k})
                 2'b00: q <= q; // no change
2'b01: q <= 1'b0; // reset
2'b10: q <= 1'b1; // set
                 2'b11: q <= ~q;
                                        // toggle
             endcase
        end
    end
endmodule
module up down counter 2bit(input clk, input reset, input up down, output [1:0] q);
    wire j0, k0, j1, k1;
    // LSB always toggles
    assign j0 = 1'b1;
    assign k0 = 1'b1;
    // MSB toggles condition depends on up down
    // For UP \rightarrow toggle when q[0] = 1
    // For DOWN -> toggle when q[0] = 0
    assign j1 = (up_down) ? q[0] : \sim q[0];
    assign k1 = (up down) ? q[0] : \sim q[0];
    // instantiate two JK flip-flops
    jkff jkff0 (.clk(clk), .reset(reset), .j(j0), .k(k0), .q(q[0]));
    jkff jkff1 (.clk(clk), .reset(reset), .j(j1), .k(k1), .q(q[1]));
endmodule
```

#### Testbench

```
module tb up down counter 2bit;
    reg clk, reset, up_down;
    wire [1:0] q;
    up down counter 2bit uut(.clk(clk), .reset(reset), .up down(up down), .q(q));
    initial clk = 0;
    always #5 clk = ~clk;
    initial begin
        $dumpfile("up down counter jk.vcd");
        $dumpvars(0, tb up down counter 2bit);
        $display("Time\tClk\tReset\tUD\tQ1Q0");
        monitor(\%0t\t\%b\t\%b\t\%b\%b\%, time, clk, reset, up_down, q[1], q[0]);
        reset = 1; up down = 1; #10;
        reset = 0;
        #40;
        up down = 0;
        #40;
        $finish;
    end
endmodule
```

#### **II VVP screenshot**

```
C:\iverilog\bin\Week6>vvp dsn
VCD info: dumpfile up_down_counter_jk.vcd opened for output.
Time
          Clk
                    Reset
                              UD
                                        Q1Q0
Θ
          0
                    1
                              1
                                        хx
5
          1
                    1
                              1
                                        00
10
          0
                    0
                              1
                                        00
15
          1
                    0
                              1
                                        01
20
          0
                    0
                              1
                                        01
25
          1
                    0
                              1
                                        10
                              1
30
          0
                                        10
                    0
35
          1
                    0
                              1
                                        11
40
          0
                              1
                    0
                                        11
45
          1
                              1
                    0
                                        00
50
          0
                    0
                              0
                                        00
55
          1
                    0
                              0
                                        11
          0
60
                              0
                                        11
                    0
65
          1
                    0
                              0
                                        10
          0
                                        10
70
                    0
                              0
75
          1
                    0
                              0
                                        01
80
          0
                    0
                              0
                                        01
85
          1
                    0
                              0
                                        00
90
          0
                    0
                              0
                                        00
```

### III GTKwave screenshot



## IV Characteristic Table

Mode	Current State		Next State		Flip Flops			
Select	Q1	Q0	Q1	Q0	J1	K1	JO	КО
0	0	0	0	1	0	Х	1	Χ
1	0	0	1	1	1	Х	1	Χ
0	0	1	1	0	1	Х	Χ	1
1	0	1	0	0	0	Х	Χ	1
0	1	0	1	1	Χ	0	1	Χ
1	1	0	0	1	Χ	1	1	Х
0	1	1	0	0	Χ	1	Χ	1
1	1	1	1	0	Χ	0	X	1

TITLE: Write a verilog program to design a 2 bit ripple up counter using D flip flop. Generate the VVP output and simulation waveform using GTKWave.

#### **Deliverables**

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included

## I.Verilog code

#### Main code

```
module dff_async_reset(
    input clk,
    input reset,
    input d,
    output reg q
     always @(posedge clk or posedge reset) begin
         if (reset)
              q <= 1'b0; // Resets output to 0 immediately
             q <= d;
    end
endmodule
module ripple_up_counter_2bit(
    input clk,
    input reset,
output [1:0] q
    wire nq0;
    assign nq0 = ~q[0];
dff_async_reset dff0 (
         .clk(clk),
         .reset(reset), .d(\simq[0]), // Connect D to \simQ to make it toggle
         .q(q[0])
     dff_async_reset dff1 (
                        // <-- The clock ripples from the previous stage

i), // <-- **CRITICAL FIX**: Reset is connected here too
          .clk(nq0),
          .reset(reset),
          .d(\sim q[1]),
                              // Connect D to ~Q to make it toggle
         .q(q[1])
endmodule
```

#### Test bench

```
module tb_ripple_up_counter_2bit;
    reg clk;
    reg reset;
   wire [1:0] q;
    ripple_up_counter_2bit uut (
        .clk(clk),
        .reset(reset),
        .q(q)
    );
    initial clk = 0;
    always #5 clk = ~clk;
    // Test sequence
    initial begin
        // Setup waveform dumping
        $dumpfile("ripple.vcd");
        $dumpvars(0, tb_ripple_up_counter_2bit);
        // Setup console monitoring
        $display("Time\tClk\tReset\tQ1Q0");
        $monitor("%0t\t%b\t%b\t%b\b", $time, clk, reset, q[1], q[0]);
        // 1. Assert reset at the beginning to initialize the counter
        reset = 1;
        #12; // Hold reset for a duration
        // 2. De-assert reset and let the counter run
        reset = 0;
        #80; // Run for 80 time units
        // 3. End the simulation
        $finish;
    end
endmodule
```

# **II VVP Screenshot**

C:\iverilog\bin\Week6>vvp dsn							
VCD info	o: dumpf:	ile ripp	le.vcd	opened	for	output.	
Time	Clk	Reset	Q1Q0				
Θ	Θ	1	00				
5	1	1	00				
10	0	1	00				
12	0	Θ	00				
15	1	Θ	01				
20	0	Θ	01				
25	1	Θ	10				
30	0	Θ	10				
35	1	Θ	11				
40	Θ	Θ	11				
45	1	Θ	00				
50	0	Θ	00				
55	1	Θ	01				
60	0	Θ	01				
65	1	Θ	10				
70	0	Θ	10				
75	1	Θ	11				
80	0	Θ	11				
85	1	Θ	00				
90	0	0	00				

# III GTKWave output



# IV State Transition Table

Current S	tate	Next State		
Q1	Q0	Q1	Q0	
0	0	0	1	
0	1	1	0	
1	0	1	1	
1	1	0	0	

TITLE: Write a verilog program to design and implement a 3 bit Ring Counter using D Flip flop. Generate the VVP output and simulation waveform using GTKWave.

#### Deliverables

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included

## I Verilog Code

Main code

```
module dff(input clk, input reset, input d, output reg q);
    always @(posedge clk) begin
        if (reset)
            q <= 1'b0;
        else
            q <= d;
    end
endmodule
module ring_counter_3bit(input clk, input reset, output [2:0] q);
   wire [2:0] d;
    assign d[0] = q[2]; // last FF output fed to first FF
    assign d[1] = q[0];
   assign d[2] = q[1];
   dff dff0 (.clk(clk), .reset(reset), .d(d[0]), .q(q[0]));
   dff dff1 (.clk(clk), .reset(reset), .d(d[1]), .q(q[1]));
    dff dff2 (.clk(clk), .reset(reset), .d(d[2]), .q(q[2]));
endmodule
```

#### Test bench

```
module tb_ring_counter_3bit;
    reg clk, reset;
    wire [2:0] q;
    ring_counter_3bit uut(.clk(clk), .reset(reset), .q(q));
    initial clk = 0;
    always #5 clk = ~clk; // 10 time unit period
    initial begin
        $dumpfile("ring_counter.vcd");
        $dumpvars(0, tb_ring_counter_3bit);
        $display("Time\tClk\tReset\tQ2Q1Q0");
        $monitor("%0t\t%b\t%b\t%b\b%b", $time, clk, reset, q[2], q[1], q[0]);
        reset = 1; #10;
        reset = 0;
        uut.dff0.q = 1'b1; // force Q0 = 1
        uut.dff1.q = 1'b0;
        uut.dff2.q = 1'b0;
        #80;
        $finish;
    end
endmodule
```

## **II VVP output Screenshot**

```
C:\iverilog\bin\Week6>vvp dsn
VCD info: dumpfile ring_counter.vcd opened for output.
Time
0
          Clk
                    Reset
                              Q2Q1Q0
          Θ
5
          1
                    1
                              000
10
15
20
25
          Θ
                    0
                              001
          1
                    0
                              010
          Θ
                    0
                              010
          1
                    0
                              100
30
          Θ
                    0
                              100
35
          1
                    0
                              001
40
          Θ
                    Θ
                              001
45
          1
                    Θ
                              010
50
          Θ
                    Θ
                              010
55
          1
                    Θ
                              100
60
          Θ
                    0
                              100
65
          1
                    Θ
                              001
          0
70
                    Θ
                              001
75
          1
                    Θ
                              010
80
          Θ
                    Θ
                              010
85
          1
                    Θ
                              100
          Θ
                    0
                              100
90
```

# III GTKwave output screenshot



## **IV Transition Table**

Current St	tate D inputs			Next State				
Q2	Q1	Q0	D2	D1	D0	Q2	Q1	Q0
0	0	1	0	1	0	0	1	0
0	1	0	1	0	0	1	0	0
1	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0

The counter has been initialized to a "one-hot" state of **001**.

TITLE: Write a verilog program to design and implement a 3 bit Johnson Counter using D Flip flop. Generate the VVP output and simulation waveform using GTKWave.

#### **Deliverables**

- I. Verilog Code Screenshot
- II. Verilog VVP Output Screen Shot
- III. GTKWAVE Screenshot
- IV. Output Table to be completed and included

## I Verilog Code

Main code

```
module dff(input clk, input reset, input d, output reg q);
    always @(posedge clk) begin
        if (reset)
            q <= 1'b0;
            q \le d;
    end
endmodule
module johnson_counter_3bit(input clk, input reset, output [2:0] q);
    wire [2:0] d;
    assign d[0] = \sim q[2];
    assign d[1] = q[0];
    assign d[2] = q[1];
    dff dff0 (.clk(clk), .reset(reset), .d(d[0]), .q(q[0]));
    dff dff1 (.clk(clk), .reset(reset), .d(d[1]), .q(q[1]));
    dff dff2 (.clk(clk), .reset(reset), .d(d[2]), .q(q[2]));
endmodule
```


#### Test Bench File

```
module tb_johnson_counter_3bit;
    reg clk, reset;
    wire [2:0] q;
    johnson_counter_3bit uut(.clk(clk), .reset(reset), .q(q));
    initial clk = 0;
    always #5 clk = ~clk; // 10 time unit period
    initial begin
        $dumpfile("johnson_counter.vcd");
        $dumpvars(0, tb_johnson_counter_3bit);
        $display("Time\tClk\tReset\tQ2Q1Q0");
        monitor("%0t\t%b\t%b\%b\t", $time, clk, reset, q[2], q[1], q[0]);
        reset = 1; \#10;
        reset = 0;
        #100:
        $finish;
    end
endmodule
```

## **II VVP Output Screenshot**

```
C:\iverilog\bin\Week6>vvp dsn
VCD info: dumpfile johnson_counter.vcd opened for output
Time
0
5
10
          Clk
                    Reset
                               Q2Q1Q0
          Θ
                     1
                               xxx
                               000
          1
                     1
          Θ
                     Θ
                               000
15
          1
                     0
                               001
20
25
          Θ
                     0
                               001
          1
                     Θ
                               011
30
35
          Θ
                     0
                               011
          1
                     Θ
                               111
40
          Θ
                     0
                               111
45
          1
                     Θ
                               110
50
          Θ
                     Θ
                               110
55
          1
                     Θ
                               100
60
          Θ
                     0
                               100
65
          1
                               000
                     0
70
75
80
          0
                     0
                               000
          1
                     Θ
                               001
          0
                     0
                               001
85
          1
                     Θ
                               011
90
          Θ
                     Θ
                               011
95
                               111
          1
                     Θ
100
          0
                     Θ
                               111
105
          1
                     0
                               110
110
          Θ
                     Θ
                               110
```

# III GTKwave output screenshot



## **IV Table**

## The counter is initialized to an all-zero state.

Current State		D inputs			Next State			
Q2	Q1	Q0	D2	D1	D0	Q2	Q1	Q0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	1
0	1	1	1	1	1	1	1	1
1	1	1	1	1	0	1	1	0
1	1	0	1	0	0	1	0	0
1	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	1