

Start programming FPGA using Red Pitaya board

by Zumy Topcagic

1. Introduction

In this article we will quickly show how to work with FPGA using Red Pitaya STEMLab board. If you are beginner in FPGA as I am this article will help as it is written "*from beginner to beginner*". Red Pitaya STEMLab board development environment is quite hard to grasp. The main cause for this is the fact that Red Pitaya STEMLab board do not have an BOARD FILE supported in Vivado environment, i.e **you can't** (Start Vivado Start New Project -> Select development board -> New block design) and begin to putting IP blocks and programming FPGA as you can for example with the [Zedboard](#). There are some [community projects](#) enabling this approach on the Red Pitaya STEMLab board but often this projects are simplified where other features of the Red Pitaya STEMLab board are disabled. I hope that our developers will, soon as possible, take a step further and support the Red Pitaya STEMLab board enabling Vivado Block Design Environment. Notice: You still need to use Vivado SDK for the FPGA programming but you work with directly with Verilog scripts and not with an IP blocks. Notice: You can start Red Pitaya STEMLab board FPGA project using Vivado GUI interface and start putting some IP blocks but probably your IP blocks will not be connected to correct or any pins and with that your design will not work. Also for working on the RedPitaya boards you will need to use Linux, Ubuntu OS. For those who are not familiar with the Linux/Ubuntu do not worry. Basically for this FPGA project a copy-paste of the few commands will be enough.

2. Red Pitaya STEMLab FPGA

Complete documentation on Red Pitaya STEMLab board is available on this [link](#). For us [only a part](#) of the complete documentation is important. When starting with the FPGA programming on the Red Pitaya STEMLab board first step is to understand basic design characteristic:

1. Once the FPGA bitstream is loaded on the FPGA it will start working immediately and independent of any other process on the board.
2. After bitstream is loaded it is manipulated through [registers](#)
3. On the default OS image(prepared SD card) there are more FPGA bitstream images since each application will load its own FPGA image.
4. Bitstream can be loaded manually but this can cause system crashing if there is some web application running when fpga loading is executed.
5. If you load your bitstream image and in order to see changes made you start certain application, for example Oscilloscope, no changes will be observable since when Oscilloscope application is started its default bitstream is loaded to the FPGA.
6. We can set (easily) that when Oscilloscope is started it will load our new bitstream and any changes made on the FPGA will be visible directly on the Oscilloscope application. This is useful when playing with ADC and DAC.

3. Let's start

Before we start working with the FPGA there are some prerequisites in order to have successful project. I will put them here with short description but on each separate bullet point you can find additional help on the internet.

1. Install Linux [Ubuntu 16.04 LTS](#) on your machine/pc. If you can't separate from Windows then I [suggest dual boot option](#) (having Ubuntu and Windows). You can also use Virtual Machine option, but this tends to be slow sometimes.
2. Install Xilinx [Vivado 2016.4 \(including SDK\)](#).

Go to the Xilinx web page, [create an account](#) and download [Vivado](#).

- Download Web Installer




Figure 1. Downloading Web Installer for Vivado Environment

- Open Terminal, move to Downloads directory and make a downloaded .bin file an executable one with following command:

```
chmod +x Xilinx_Vivado_SDK_2016.4_1215_1_Lin64.bin
```

- Run the executable to start installation with following command:

```
sudo ./Xilinx_Vivado_SDK_2016.4_1215_1_Lin64.bin
```

```
zummy@macola: ~/Downloads
zummy@macola:~/Downloads$ chmod +x Xilinx_Vivado_SDK_2016.4_1215_1_Lin64.bin
zummy@macola:~/Downloads$ sudo ./Xilinx_Vivado_SDK_2016.4_1215_1_Lin64.bin
```

Figure 2: Starting Vivado Environment Installation. Terminal commands

After executing installation commands Vivado installer should start. Follow the settings on picture bellow and installation should complete.




Figure 3: Vivado Installer Step 1.




Figure 4: Vivado Installer Step 2.




Figure 5: Vivado Installer Step 3




Figure 6: Vivado Installer Step 4




Figure 7: Vivado Installer Step 4




Figure 8: Vivado Installer Step 5




Figure 9: Vivado Installer Step 6

3. After installing Vivado install additional libraries by executing following command in Terminal

```
apt-get install libxft2 libxft2:i386 lib32ncurses5
```

4. On your PC download latest source code for the Red Pitaya STEMLab boards.

For downloading Red Pitaya source code needed for your FPGA project development first you should prepare working directory on your PC.

- Create working directory in your home directory, here we use "GitHub_RedPitaya"




Figure 10: Creating working directory for FPGA source code

- [Download source code](#) from Red Pitaya Github repository using **git clone** command

```
git clone https://github.com/RedPitaya/RedPitaya.git
```



```
zумы@macola: ~/GitHub_RedPitaya
zумы@macola:~$ cd GitHub_RedPitaya/ Move to workplace folder
zумы@macola:~/GitHub_RedPitaya$ git clone https://github.com/RedPitaya/RedPitaya.git
clone git - get source code
```

Figure 11: Getting source code using **git clone** command

- When you open working directory "GitHub_RedPitaya", you should see something like this



Figure 12: Red Pitaya source code

- In the **RedPitaya** directory is all source code for the Red Pitaya STEMLab boards, from FPGA to the applications. For us only a FPGA source code part is needed.
- FPGA source code is put into **fpga** folder



Figure 13: FPGA source code

In the **fpga** folder there are many other directories and files but for us the most important are **prj** (as project) and **classic** directories. Classic refers to the the FPGA bitstream source code used by majority of applications and functionalities (Oscilloscope & Signal generator, SCPI server, API-s...). Logic analyzer application for example has different FPGA bitstream and for that there is a **logic** directory containing FPGA source code for the bitstream needed for LA application. (How to know and how to set which fpga bitstream is loaded when certain application is started will be shown later)




Figure 14: FPGA source code (classic) used for main fpga image

- **Classic** directory will also contain some sub directories and files but now we have located a **most important directory** for us and that is **rtl**. In this directory the **MAIN** source code file for the classic fpga bitstream is located.




Figure 15: Main source file for classic fpga image


In the “red_pitaya_top.sv” file is the Verilog source code for the classic fpga bitstream. For us as an beginners this is **ONLY** file which we will **EDIT** in order to customize our fpga design. Any other files and folders are not in interest for us.

4. Our project

In the sections above we have shown how to prepare source code environment. Now let's pretend that we know something on FPGA and Verilog and make our first project. Normally, first project are something like Blink LED but here we will go and play directly with ADCs and DACs. **Our project is to customize classic fpga bitstream so when Oscilloscope & Signal generator application is started the OUT2 will generate any signal which is acquired on the IN1.** For implementing this we need to customize only a **red_pitaya_top.sv** file and make/build new bitstream.

Let's do this:

1. Open **red_pitaya_top.sv** file using some text editor
2. Customize the code as is shown in picture below.



```
376
377 // output registers + signed to unsigned (also to negative slope)
378 always @(posedge dac_clk_1x)
379 begin
380     dac_dat a <= {dac a[14-1], ~dac a[14-2:0]};
381     //dac_dat b <= {dac b[14-1], ~dac b[14-2:0]}; // Coment this line
382     dac_dat_b <= adc_dat_raw[0]; // New line
383 end
```

Figure 16: Modifying red_pitaya_top.sv file to implement our project

THAT is THAT for our project. Since the script is already written we only customized it a little bit to accommodate our project “**SEND IN1 signal to OUT2**”. As you can see from the picture above/code instead of sending **dac_b** values to the **DAC** we send **adc_dat_raw** values which are samples directly from ADC.

5. Build/Compile bitstream

How to build FPGA image is described in the [documentation](#). We can skip all step up to [building process instructions](#). Now we will just run commands according to the instructions.

1. Open Terminal
2. Move to the folder **fpga** in the source code and run the commands
Command1:

```
./opt/Xilinx/Vivado/2016.4/settings64.sh
```

Command2:

```
make PRJ=classic
```

In command 2 we set for **name = classic**, which means we want to build classic bitstream.

```
zумы@macola: ~/GitHub_RedPitaya/RedPitaya/fpga
zумы@macola:~$ cd GitHub_RedPitaya/RedPitaya/fpga/
zумы@macola:~/GitHub_RedPitaya/RedPitaya/fpga$ . /opt/Xilinx/Vivado/2016.4/settings64.sh
zумы@macola:~/GitHub_RedPitaya/RedPitaya/fpga$
```

Figure 17: Move to the **fpga** directory and execute command 1.

Now we can execute **make** command and build our bitstream.

```
zумы@macola: ~/GitHub_RedPitaya/RedPitaya/fpga
zумы@macola:~$ cd GitHub_RedPitaya/RedPitaya/fpga/
zумы@macola:~/GitHub_RedPitaya/RedPitaya/fpga$ . /opt/Xilinx/Vivado/2016.4/settings64.sh
zумы@macola:~/GitHub_RedPitaya/RedPitaya/fpga$ make PRJ=classic
vivado -nolog -nojournal -mode batch -source red_pitaya_vivado.tcl -tclargs classic

***** Vivado v2016.4 (64-bit)
**** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
**** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source red_pitaya_hsi_fsbl.tcl
# cd prj/$:argv
# set path_sdk sdk
# open_hw_design $path_sdk/red_pitaya.sysdef
# generate_app -hw system_0 -os standalone -proc ps7_cortexa9_0 -app zynq_fsbl -compile -sw fsbl -dir $path_sdk/fsbl
INFO: [Hsi 55-1698] elapsed time for repository loading 0 seconds
ERROR: [Common 17-70] Application Exception: Not found in path: gmake
INFO: [Common 17-206] Exiting hsi at Wed Jan 18 10:47:34 2017...
make: *** [prj/classic/sdk/fsbl/executable.elf] Error 1
zумы@macola:~/GitHub_RedPitaya/RedPitaya/fpga$
```

Figure 18: Bitstream build process

On picture above is shown what we should get after running make command. When make command is executed alongside our bitstream some other stuff is generated also. **For our project only a new bitstream is important and it can be found in >>out<< directory which is in the >>classic<< directory. The >>out<< directory is generated when make command is executed.**




Figure 19: New bitstream located in **fpga/prj/classic/out** directory

6. Copy new bitstream to the Red Pitaya STEMLab board

After we have made a desired modification to the fpga bitstream we can modify existing Oscilloscope application so it will use our new bitstream. This is useful since with an Oscilloscope application we can observe changes made in the fpga bitstream code. First you need to prepare SD card with the latest OS image from Red Pitaya. How to prepare SD card is described [here](#).

- After you prepare SD card you should have two partition.
- In FAT (128MB) partition open **fpga** directory.




Figure 20: FAT partition on the SD card and fpga directory

- From PC copy new **red_bitaya.bit** bitstream to the **fpga** directory on the SD card.




Figure 21: Copy **red_bitaya.bit** bitstream to the SD card

7. Modify existing Oscilloscope application which will work with new bitstream file.

In this step we will modify existing Oscilloscope application so when it is started it will load our new **fpga** bitstream and using it.

- On the SD card open the directory **/www/apps/scopegenpro**
- With preferable text editor open **fpga.conf** file

- Edit the **fpga.conf** file and change it from
`/opt/redpitaya/fpga/fpga_classic.bit`
to
`/opt/redpitaya/fpga/red_pitaya.bit`




Figure 22: Editing fpga.conf file

8. Start your Red Pitaya STEMLab and observe changes

Take the SD card from your PC and insert it into Red Pitaya STEMLab board. Connect board to your local network as is shown [here](#) and start it. To observe changes in fpga code connect Red Pitaya STEMLab inputs and outputs as is shown in picture bellow.




Figure 23: Connections for the measurements OUT1 -> IN1, OUT2 -> IN2

In order to check our code we need to generate signal on OUT1 which will be acquired on IN1. Signal acquired on IN1 will be then sent directly to OUT2. And if our code is working, on the IN2 we should observe same signal as it is on IN1. Since our code modification is setting OUT2 to generate anything what is acquired on IN1.

- Start the Oscilloscope application




Figure 24: Start Oscilloscope application

- On the OUT1 settings menu deselect SHOW button and select ON button.
- Using horizontal +/- commands set time division to 200us/div
- Using vertical +/- commands set volt division for IN1 and IN2 to 500mV/div
- To see IN2 signal more clearly in IN2 settings set the voltage offset to 500mV



Figure 25: Start Oscilloscope application

From picture above you can see that with modifying fpga code we have achieved that OUT2 will generate any signal which is acquired on IN1. In this case, that is signal from OUT1. Modified fpga code is enabling OUT2 signal generation without any additional “enabling” on the application itself. You can try to play with OUT2 settings to see that there is no effect since fpga code is directly bypassing IN1 to OUT2.

Exercise:

1. Try to disconnect cable from IN1.
2. Try to change frequency of OUT1 and see what happens (hint: phase delay)
3. At large frequencies signal on IN2 is distorted. Why? Try to use 50 Ohm termination on OUT1 and OUT2.

NOTICE:

IF you wish to make additional changes and build bitstream you should go from the beginning - cloning the source code from GitHub repository. Normally you should Run >>make clean<< command, make additional changes in red_pitaya_top.sv file and then run >>make<< command to build new bitstream. But the case is that >>make clean<< command currently is not working and it will not clean all artefacts generated in first >>make<<. Because of that you should always have this steps:

1. Fresh (default) source code
2. Make changes in red_pitaya_top.sv file
3. Run build / make
4. Try new bitstream
5. Go to step 1.

9. More complex project. Set the amplitude of output signal by multiplying it with some constant value.

In the previous example we have shown on how to modify FPGA code in order to send signal from IN1 to OUT2. Now let's continue this project in such way that we send signal from IN1 to OUT2 where we scale IN1 by some scaling factor x.

$$\text{OUT2} = \text{IN1} * x.$$

In order to implement this we need to define a constant (scale_factor) in the fpga and multiply this constant with the signal from IN1. In previous example we used **adc_dat_raw[0]** signal which is the signal directly from ADC. Signal values from ADC are sent in a 14 bit format where 1 bit(MSB) is representing a signal sign(-/+) and other 13 bits an amplitude value.

adc_dat_raw[0] [13] - MSB (14) bit representing signal sign
adc_dat_raw[0] [12:0] - bits 0 to 12 are representing amplitude value.

This is the signal format defined by ADC on the Red Pitaya STEMLab board. Also signal to DAC must be sent in the same format. In other words we need to preserve first (MSB) bit for signal sign regardless of the signal amplitude. So when we assigned **adc_dat_raw[0]** directly to **dac_dat_b** everything was okay since ADC and DAC logic was compatible. When we doing some calculation (adding, subtracting, shifting...) in the FPGA logic we use an **two's complement** logic. When using this logic there is no preservation of the first bit since our amplitude/value can be smaller than the desired bit length and we can not (directly) be sure that first bit fill define a sign of the amplitude.

Because of this, when doing some arithmetics on signals from ADC those signals needs to be transformed into two's complement format. After multiplication or similar when sending signals back to DAC we need to transform them back to ADC/DAC format.

In fpga code in **red_pitaya_top.sv** file we can use **adc_dat[0]** signal which is the signal from IN1 (**adc_dat_raw[0]**) transformed into two's complement. On **adc_dat[0]** signal we can apply our arithmetics and send it back to the OUT2 (DAC.)

For sending **adc_dat[0]** to the OUT2 DAC we can use **dac_b_sum** signal, which is the signal for OUT2 transformed into correct format for DAC.


In short our logic is:

dac_b_sum = adc_dat[0] *x.

dac_b_sum -> format correction(dac_a) -> DAC.

Implementation:

Use default **red_pitaya_top.sv** file and modify the code as is shown in picture bellow.



```

365 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
366 // DAC IO
367 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
368
369 // Sumation of ASG and PID signal perform saturation before sending to DAC
370 assign dac_a_sum = asg_dat[0] + pid_dat[0];
371 //assign dac_b_sum = asg_dat[1] + pid_dat[1]; comment this line
372
373
374 logic signed [31:0] tmp;
375 logic unsigned [7:0] scale_factor=128;
376
377 assign tmp = ($signed({1'b0, scale_factor}) * adc_dat[0]) >>> 8;
378 assign dac_b_sum = $signed(tmp[14:0]);
379
380
381 // saturation
382 assign dac_a = (^dac_a_sum[15-1:15-2]) ? {dac_a_sum[15-1], {13{~dac_a_sum[15-1]}}} : dac_a_sum[14-1:0];
383 assign dac_b = (^dac_b_sum[15-1:15-2]) ? {dac_b_sum[15-1], {13{~dac_b_sum[15-1]}}} : dac_b_sum[14-1:0];
384

```

Figure 26: Modifying red_pitaya_top.sv file to implement signal multiplication

As you can see from picture above we defined **scale_factor** as unsigned 8 bit value. The value of scale factor is 128(decimal). In the **tmp** signal we store the value of multiplication of **adc_dat[0]** with **scale_factor** and sifting with 8 bit in right. (>>> is sign preserving shift in system verilog). In part of the code **{1'b0, scale_factor}** we are adding 1 bit (0) to the scale_factor effectively making the scale_factor of 9 bits length. Adding this bit will preserve or sing(+/-) in the multiplication step. In next step we assign value of **tmp[14:0]** (bits from 0 to 14) to the **dac_b_sum**. **dac_b_sum** sum signal is saturated converted to DAC/ADC format and sent to DAC(**dac_b** signal).

In multiplication of **scale_factor** and **adc_dat[0]** signal we use Q formatting in order it implement fixed point multiplication. We have defined **tmp** signal to be 32 bit long since when multiplying two number with certain bit length the results will be an number requiring the bit length equal to the sum of bit lengths of both numbers in the multiplication step.

In our example we used following:

$fixed_point_scale_fac = x * 2^n$

Where,

n = integer value for our Q format (in our example 8)

x = scaling factor in floating point.

Example:

$fixed_point_scale_fac = 0.5 * 2^8$

$fixed_point_scale_fac = 128$

When we multiply our signal

$adc_dat[0] * 128$

And shifting this result for 8 bits in right

$(adc_dat[0] * 128) \gg 8$

Effectively we are multiplying the $adc_dat[0]$ by 0.5.

For trying this kind of code (multiplication and shifting) I recommend using EDA playground (System Verilog, Synopsys VCS 2015.10 Simulator) as a simulator for your FPGA code. Here you can use printf function to check what the result of some multiplication will be. In real design on the FPGA you can't do that simply.

Okay, make this modification and try it out by repeating steps from first part of the tutorial (building image, copy bitstream, start Oscilloscope)

10. Adding registers for our scaling factor.

At the introduction of this tutorial we stated that state of the running FPGA can be controlled via register. On Red Pitaya STEMLab board we can read/write these registers using [monitor](#) terminal/console command. So in order to be able to change scaling factor on running FPGA code we need to make a new register and define it as a scaling factor. This is done simply by defining a new register in the **red_pitaya_top.sv** file and the **red_pitaya_hk.v** file. **red_pitaya_hk.v** file contains a code for house keeping (LEDs..) and also code for communication between CPU and FPGA.

Implementation.

Use **default red_pitaya_top.sv** file and modify the code as is shown in picture below.

```
365 //////////////////////////////////////////////////
366 // DAC IO
367 //////////////////////////////////////////////////
368
369 // Sumation of ASG and PID signal perform saturation before sending to DAC
370 assign dac_a_sum = asg_dat[0] + pid_dat[0];
371 //assign dac_b_sum = asg_dat[1] + pid_dat[1]; comment
372
373
374 logic signed [31:0] tmp;
375 logic unsigned [7:0] scale_factor;
376 assign scale_factor = custom_reg_0[7:0];
377
378 assign tmp = ($signed({1'b0, scale_factor}) * adc_dat[0]) >>> 8;
379 assign dac_b_sum = $signed(tmp[14:0]);
380
```

Figure 27: Modifying red_pitaya_top.sv file to implement scale_factor register

```
////////////////////////////////////  
// House Keeping  
////////////////////////////////////  
// Deifne new signals  
logic [31:0] custom_reg_0;  
logic [31:0] custom_reg_1;  
logic [31:0] custom_reg_2;  
logic [31:0] custom_reg_3;  
  
red_pitaya_hk i hk (  
  // system signals  
  .clk_i      (adc_clk ), // clock  
  .rstn_i     (adc_rstn), // reset - active low  
  // global configuration  
  .digital_loop (digital_loop),  
  // In house keeping define 4 new signals  
  .custom_reg_0 (custom_reg_0),  
  .custom_reg_1 (custom_reg_1),  
  .custom_reg_2 (custom_reg_2),  
  .custom_reg_3 (custom_reg_3),  
  // system bus  
  .sys_addr     (sys[0].addr ),  
  .sys_wdata     (sys[0].wdata),  
  .sys_wen       (sys[0].wen  ),  
  .sys_ren       (sys[0].ren  ),  
  .sys_rdata     (sys[0].rdata),  
  .sys_err       (sys[0].err  ),  
  .sys_ack       (sys[0].ack  )  
);  
  
////////////////////////////////////  
// LED  
////////////////////////////////////
```

Figure 28: Modifying red_pitaya_top.sv file to define new register

From pictures above you can see that we have created 4 new register; from custom_reg_0 to custom_reg_3. We need and use only one but maybe for next project we need to use more registers. To the **scale_factor** we assigned register custom_reg_0.

```
assign scale_factor = custom_reg_0[7:0];
```

When assigning value of **custom_reg_0** the the scale_factor we use lowest 8 bits of our register **custom_reg_0**. Next step is to define new registers in the **red_pitaya_hk.v** file. Code In this file we will connect our new register to the system bus and also define an address locations of each register.

Use default **red_pitaya_hk.v** (it is on the same directory as an **red_pitaya_top.sv**) . In this file modify the code as it is shown in pictures bellow. Notice: Red_pitaya_hk.v is written in Verilog (.v) and not SystemVerilog (.sv) so in **red_pitaya_hk.v** we use **reg** instead of **logic**.

1. Define registers

```
29 // system signals
30 input      clk_i      , // clock
31 input      rstn_i     , // reset - active low
32 // global configuration
33 output reg  digital_loop,
34 // New registers
35 output reg  [31:0] custom_reg_0,
36 output reg  [31:0] custom_reg_1,
37 output reg  [31:0] custom_reg_2,
38 output reg  [31:0] custom_reg_3,
39
40 // System bus
41 input  [ 32-1:0] sys_addr , // bus address
42 input  [ 32-1:0] sys_wdata , // bus write data
43 input          sys_wen   , // bus write enable
44 input          sys_ren   , // bus read enable
45 output reg [ 32-1:0] sys_rdata , // bus read data
46 output reg          sys_err , // bus error indicator
47 output reg          sys_ack , // bus acknowledge signal
48 _);
```

add code

Figure 29: Define new registers in **red_pitaya_hk.v** file

2. Connect new registers to system bus

```
103 //-----
104 //
105 // System bus connection
106
107 always @(posedge clk_i)
108 if (rstn_i == 1'b0) begin
109     digital_loop <= 1'b0;
110
111     //Reset registers value at bitstream loading
112     custom_reg_0 <= 0;
113     custom_reg_1 <= 0;
114     custom_reg_2 <= 0;
115     custom_reg_3 <= 0;
116
117 end else if (sys_wen) begin
118     if (sys_addr[19:0]==20'h0c) digital_loop <= sys_wdata[0]; |
119
120     // Connect signals to system bus. define register address for custom_reg_x signals
121     // Enable write to new registers
122     if (sys_addr[19:0]==20'h100) custom_reg_0 <= sys_wdata; // write all sys_wdata ubits
123     if (sys_addr[19:0]==20'h104) custom_reg_1 <= sys_wdata;
124     if (sys_addr[19:0]==20'h108) custom_reg_2 <= sys_wdata;
125     if (sys_addr[19:0]==20'h10c) custom_reg_3 <= sys_wdata;
126     // address values of register are going in 4byte steps: 100,104,108,10c
127     //each 32bit value will take 4bytes
128
129 end
```

add code

add code

Figure 30: Set reset of new registers and connect them to system bus in **red_pitaya_hk.v** file

3. Enable read function for our new registers

```
134 always @(posedge clk i)
135 if (rstn_i == 1'b0) begin
136     sys_err <= 1'b0;
137     sys_ack <= 1'b0;
138 end else begin
139     sys_err <= 1'b0;
140
141     casez (sys_addr[19:0])
142         20'h00000: begin sys_ack <= sys_en; sys_rdata <= { id_value }; end
143         20'h00004: begin sys_ack <= sys_en; sys_rdata <= { dna_value[32-1: 0]}; end
144         20'h00008: begin sys_ack <= sys_en; sys_rdata <= {{64- 57{1'b0}}, dna_value[57-1:32]}; end
145         20'h0000c: begin sys_ack <= sys_en; sys_rdata <= {{32- 1{1'b0}}, digital_loop }; end
146
147         // Enable read for new registers - you read all the time
148         20'h00100: begin sys_ack <= sys_en; sys_rdata <= custom_reg_0; end
149         20'h00104: begin sys_ack <= sys_en; sys_rdata <= custom_reg_1; end
150         20'h00108: begin sys_ack <= sys_en; sys_rdata <= custom_reg_2; end
151         20'h0010c: begin sys_ack <= sys_en; sys_rdata <= custom_reg_3; end
152
153     default: begin sys_ack <= sys_en; sys_rdata <= 32'h0 ; end
154     endcase
155 end
156
157 endmodule
158
```

Figure 31: Enable read function of new registers

Save the changes in modified **red_pitaya_top.sv** and modified **red_pitaya_hk.v** files and compile the code. Copy the new bitstream to the SD card and run an oscilloscope application.

In parallel also connect to your board using [SSH connection](#) to get an terminal/console access to the STEMLab board. With latest OS when connecting with SSH you don't need to use IP of your board just

```
ssh root@rp-xxxxxx.local
```

where **xxxxxx** are last 6 character of the MAC address of your STEMLab board. (MAC address is written on ethernet connector). When SSH connection is running in the terminal of the STEMLab board run the **monitor** command and write some value in our new register.

Example: If we want to multiply IN1 value by factor 0.5 we need to write 128(0x80 in hex) in custom_reg_0. Using monitor command it looks like this

```
monitor 0x40000100 0x80
```

0x40000100 -> is the system address of our **custom_reg_0**

(in the code we defined address to be 00100. But we have an address offset of 0x400)




Figure 32: Testing the modified code using monitor command and Oscilloscope application

```
%code
DELOJOČA TESTNA CODA V EDA PLYGROUND
System verilog
Synopsis VCS 2015.10 Simulator
module MULTIPLY;

    //logic clk;
    //initial clk = 1'b1;
    //always #8 clk = ~clk;

    // scale factor
    logic unsigned [7:0] a = 254;
        //podatki iz adc_dat
    logic signed [13:0] b = 100;

    logic signed [31:0] tmp;
    logic signed [31:0] tmp_2;

    assign tmp = (a*b)>>>8;
```



```

assign tmp_2=($signed({1'b0,a})*b)>>>8;

//always @ (posedge clk)
//begin
//  tmp <= (a*b)>>8;
initial
begin
    #1 $display("DEC: b = %d", b, " BIN: b = %b", b);

    #1 $display("DEC: tmp = %d", tmp, " BIN: tmp = %b", tmp);

    #1 $display("DEC: tmp_2 = %d", $signed(tmp_2[14:0]), " BIN: tmp_2 =
%b", tmp_2);
end
//end
//initial #1000 $finish();

endmodule

```