

EE533 Network Processor Design & Programming
Lab #3: Mini Intrusion Detection System (mini-IDS)

Instructor: Prof. Young Cho, PhD

Name: Archit Sethi
University of Southern California
Los Angeles, CA 90007

GITHUB LINK to my REPOSITORY

Aarch0811/EE533/LAB3/

Archit's GITHUB: [LINK](#)

1. Take a look at the created Verilog. Do they make sense? Which do you think easier: entering the schematics or writing Verilog? Why? In which cases might you do the other?

A.1. The script that I had generated appears unintelligible because the tool assigns highly specific instance names, wire names, and module names. Although the simulation functions correctly, interpreting the generated code is quite challenging.

Personally, writing RTL logic for a large circuit like this would be far more manageable since the code can be modular and reused efficiently. High-level behavioural modelling in HDL significantly reduces the effort required for logic design compared to schematic-based implementation. Additionally, debugging is much more straightforward if any issues arise.

2. Download the Lab5_mini_ids_src.zip file.
 - a. In this file you will find two directories.
 - b. Extract ids_sim directory to your ISE project. You should now be able to simulate the mini-IDS using the ids_tb.tbw testbench. The other files are needed to emulate the pieces of the NetFPGA that are around your design. Run the testbench and take a screenshot. Describe what the testbench does and how it shows that the mini-IDS is functioning.

Ans: For a mini-intrusion detection (mini-IDS) system, three key components are required: an input data stream, a pattern matching logic to identify specific intrusion patterns, and an output FIFO wrapper that discards detected intrusive packets while transferring the remaining data to a dual-port FIFO. This FIFO serves to isolate intrusion-free packets from the subsequent processing stages.

The testbench consists of four main components:

Detect7B Matcher: *This module identifies intrusive data bit patterns within the input stream received from the fall-through FIFO.*

Fallthrough fifo: *This acts as a buffer for feeding packets into the pattern detection logic. It functions as a decoupler, isolating the input data stream from the pattern matching mechanism.*

Dropfifo: *A First-In-First-Out (FIFO) designed to eliminate packets that contain identified intrusion patterns while passing the rest of the data through.*

Packet Separation Logic: *A state machine responsible for extracting the header and payload from incoming packets. This enables a byte-by-byte comparison of the payload against predefined intrusion patterns for detection.*

3. Write and submit your lab report.
 - a. Explain the pattern matching algorithm in the report.

Intrusion Detection System Overview: The concept of this intrusion detection system is to identify 7-byte malicious patterns within an incoming network data stream. The system processes 9-byte packets, consisting of 8 bytes of data and 1 byte for control signals. These packets pass through a fall-through FIFO before being analysed by the 7B pattern-matcher module. Since malicious patterns can be dispersed across multiple packets in various ways, all potential edge cases must be considered.

Consider a scenario where only 1 byte of the malicious sequence appears at the end of one packet, while the remaining 6 bytes continue into the next packet, must be addressed.

In addition, other combinations, such as 3 bytes in one packet and 4 bytes in the next, must be handled to ensure comprehensive detection. Addressing the worst-case scenario allows the system to be robust against fragmented malicious patterns.

System Components and Functionality: To construct a mini-IDS system, the following components are necessary:

Detect7B Matcher: This module is responsible for scanning the incoming data stream to identify occurrences of the malicious 7-byte pattern. It takes input from the fall-through FIFO and performs pattern detection.


Fall-through fifo: This FIFO serves as a buffer for feeding packets into the pattern detection logic. It acts as a decoupler, isolating the input data stream from the pattern matching process to prevent interference.

Packet Separation Logic: This module functions as a state machine, responsible for extracting headers and payloads from incoming packets. It enables byte-by-byte comparison of packet content with predefined intrusion patterns


Dropfifo: This FIFO is designed to eliminate packets that contain detected malicious patterns. Only packets that do not match the intrusion pattern are forwarded for further processing.

Please find attached the figures of Schematics for comparator, Detect7B, wordmatch, dropfifo as follows:


Comparator:




Detect7B:



Wordmatch:



Dropfifo:



- b. Include the answers to your lab in this report.
 - i. What is the purpose of AMASK[6:0]?

Ans: The AMASK[6:0] register determines which bytes of the predefined pattern are compared against the incoming data stream. When we set to 7'b1111111, all 7 bytes are actively matched against the corresponding bytes in the input packet.

However, if any bit is cleared (it is set to 0), the respective byte is ignored in the comparison and treated as a don't care value. This selective matching approach enhances flexibility, allowing the system to adaptively compare relevant bytes rather than rigidly enforcing a full-pattern match in all scenarios.

- ii. What exactly does busmerge.v do?

*Ans: To perform a continuous **7-byte comparison**, we require two overlapping **7-byte segments** of input data. This ensures that if part of a pattern appears at the end of one chunk and the remaining portion appears in the next, it can still be detected.*

*The **busmerge.v** facilitates this by **concatenating 6 bytes from the previous data chunk** with the **8 bytes of newly received data** (effectively merging data from consecutive clock cycles). This combined data stream is then passed to the pattern matching logic for comparison.*

- iii. What do the comp8 modules do in this schematic?

Ans: The comparator is responsible for analysing each byte of the incoming data packet and determining whether it matches the reference data byte from the pattern stream. It outputs a signal indicating whether there is a match or equality between the two.

- iv. What is the purpose of dual19Bem in dropfifo.sch?

*Ans: The dual-port **9-byte memory** is designed to filter out pattern-matched malicious data, ensuring that only non-malicious data is stored. It consists of **8 bytes of data** along with **1 byte of control signals**, making a total of **9 bytes**. This FIFO, which exclusively admits verified safe data, serves as a buffer that effectively **isolates the processed data from the consuming system**.*

- c. Please also include all of the screen capture as well as generated Verilog.

- i. Generated Waveform:

iii. Comparator generated Verilog:

```

1 ///////////////////////////////////////////////////////////////////
2 // Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
3 ///////////////////////////////////////////////////////////////////
4 //
5 //
6 // Vendor: Xilinx
7 // Version: 10.1
8 // Application: sch2verilog
9 // Filename: Comparator.vf
10 // Timestamp: 01/30/2025 13:26:09
11 //
12 //
13 //
14 // Command: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\sch2verilog.exe -inststyle ise -family virtex2p -w "C:/Documents and Settings/student/EE533/EE533_Lab-3/Comparator.sch" Comparator.vf
15 // Design Name: Comparator
16 // Device: virtex2p
17 // Purpose:
18 // This Verilog netlist is translated from an EDS schematic. It can be
19 // synthesized and simulated, but it should not be modified.
20 //
21 timescale 1ns / 1ps
22
23 module AND7_MIZILINX_Comparator(IO,
24                                I1,
25                                I2,
26                                I3,
27                                I4,
28                                I5,
29                                I6,
30                                O);
31
32 input IO;
33 input I1;
34 input I2;
35 input I3;
36 input I4;
37 input I5;
38 input I6;
39 output O;
40
41 wire I36;
42 wire O_DUMMY;
43
44 assign O = O_DUMMY;
45
46 AND4_I_36_09 (.I0(I1),
47               .I1(I4),
48               .I2(I5),
49               .I3(I6));
50
51 AND4_I_36_05 (.I0(I0),
52               .I1(I1),
53               .I2(I2),
54               .I3(I3));
55
56 FRAP_I_36_08 (.I1(I0),
57               .I2(I1),
58               .I3(I2),
59               .O(O_DUMMY));
60
61

```

iv. Wordmatch generated Verilog:

```

1 ///////////////////////////////////////////////////////////////////
2 // Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
3 ///////////////////////////////////////////////////////////////////
4 //
5 //
6 // Vendor: Xilinx
7 // Version: 10.1
8 // Application: sch2verilog
9 // Filename: wordmatch.vf
10 // Timestamp: 01/30/2025 23:26:14
11 //
12 //
13 //
14 // Command: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\sch2verilog.exe -inststyle ise -family virtex2p -w "C:/Documents and Settings/student/EE533/EE533_Lab-3/wordmatch.sch" wordmatch.vf
15 // Design Name: wordmatch
16 // Device: virtex2p
17 // Purpose:
18 // This Verilog netlist is translated from an EDS schematic. It can be
19 // synthesized and simulated, but it should not be modified.
20 //
21 timescale 1ns / 1ps
22
23 module OR8_MIZILINX_wordmatch(IO,
24                                I1,
25                                I2,
26                                I3,
27                                I4,
28                                I5,
29                                I6,
30                                I7,
31                                O);
32
33 input IO;
34 input I1;
35 input I2;
36 input I3;
37 input I4;
38 input I5;
39 input I6;
40 input I7;
41 output O;
42
43 wire dummy;
44 wire S0;
45 wire S1;
46 wire O_DUMMY;
47
48 assign O = O_DUMMY;
49
50 FRAP_I_36_94 (.I1(S0),
51               .I2(S1),
52               .I3(dummy),
53               .I4(dummy),
54               .O(O_DUMMY));
55
56 OR2_I_36_94 (.I0(S0),
57               .I1(S1),
58               .O(O_DUMMY));
59
60 OR4_I_36_95 (.I0(I4),
61               .I1(I5),
62               .I2(I6),
63               .I3(I7));
64

```


v. Dropfifo generated Verilog:

```

1 ///////////////////////////////////////////////////////////////////
2 // Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
3 ///////////////////////////////////////////////////////////////////
4 //
5 //
6 // Vendor: Xilinx
7 // Version: 10.1
8 // Application: sch2verilog
9 // Filename: dropfifo.vf
10 // Timestamp: 02/01/2025 15:52:19
11 //
12 //
13 //
14 //Command: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\sch2verilog.exe -intstyle ise -family virtex2p -w "C:/documents and settings/student/EE533/EE533_Lab-3/dropfifo.sch" dropfifo.vf
15 //Design Name: dropfifo
16 //Device: virtex2p
17 //Purpose:
18 // This verilog netlist is translated from an EDS schematic. It can be
19 // synthesized and simulated, but it should not be modified.
20 //
21 timescale 1ns / 1ps
22
23 module FTCE_MXILINK_dropfifo(C,
24                               CE,
25                               CLR,
26                               T,
27                               Q);
28
29   input Cj;
30   input CEj;
31   input CLRj;
32   input Tj;
33   output Qj;
34
35   wire TQ;
36   wire Q_DUMMY;
37
38   assign Q = Q_DUMMY;
39   XOR2 I_36_32 ((IO(T),
40                 !Q_DUMMY),
41                .O(TQ));
42   FDCE I_36_35 (.C(C),
43                .CE(CE),
44                .CLR(CLR),
45                .Q(TQ),
46                .Q(Q_DUMMY));
47   // synthesis attribute BLOC of I_36_35 is "BLOC"
48   defparam I_36_35.INIT = '1'b0;
49 endmodule
50
51 timescale 1ns / 1ps
52
53 module CBSCCE_MXILINK_dropfifo(C,
54                               CE,
55                               CLR,
56                               CEQ,
57                               Q,
58                               TC);
59
60   input Cj;

```

vi. Reg9B:

```

1 ///////////////////////////////////////////////////////////////////
2 // Copyright (c) 1995-2008 Xilinx, Inc. All rights reserved.
3 ///////////////////////////////////////////////////////////////////
4 //
5 //
6 // Vendor: Xilinx
7 // Version: 10.1
8 // Application: sch2verilog
9 // Filename: reg9B.vf
10 // Timestamp: 01/30/2025 23:26:11
11 //
12 //
13 //
14 //Command: C:\Xilinx\10.1\ISE\bin\nt\unwrapped\sch2verilog.exe -intstyle ise -family virtex2p -w "C:/documents and settings/student/EE533/EE533_Lab-3/reg9B.sch" reg9B.vf
15 //Design Name: reg9B
16 //Device: virtex2p
17 //Purpose:
18 // This verilog netlist is translated from an EDS schematic. It can be
19 // synthesized and simulated, but it should not be modified.
20 //
21 timescale 1ns / 1ps
22
23 module FDCE_MXILINK_reg9B(C,
24                           CE,
25                           CLR,
26                           D,
27                           Q);
28
29   input Cj;
30   input CEj;
31   input CLRj;
32   input [7:0] Bj;
33   output [7:0] Qj;
34
35   FDCE I_Q0 (.C(C),
36             .CE(CE),
37             .CLR(CLR),
38             .D(B[0]),
39             .Q(Q[0]));
40
41   defparam I_Q0.INIT = '1'b0;
42   FDCE I_Q1 (.C(C),
43             .CE(CE),
44             .CLR(CLR),
45             .D(B[1]),
46             .Q(Q[1]));
47   defparam I_Q1.INIT = '1'b0;
48   FDCE I_Q2 (.C(C),
49             .CE(CE),
50             .CLR(CLR),
51             .D(B[2]),
52             .Q(Q[2]));
53   defparam I_Q2.INIT = '1'b0;
54   FDCE I_Q3 (.C(C),
55             .CE(CE),
56             .CLR(CLR),
57             .D(B[3]),
58             .Q(Q[3]));
59   defparam I_Q3.INIT = '1'b0;

```

GitHub commits & history:

The screenshot displays the GitHub interface for the repository 'Aarch0811 / EES33'. The 'Commits' tab is selected, showing a history of commits for the file 'LAB3' on the 'main' branch. The commits are listed in chronological order, with the most recent at the top. Each commit entry includes the commit message, the author's name, the time since the commit was made, a 'Verified' status, the commit hash, and icons for viewing the commit details and the code diff.

Commit Message	Author	Time	Verified	Hash	Diff
Add files via upload	Aarch0811	2 minutes ago	Verified	8dc8804	<>
Create Readme.txt	Aarch0811	4 minutes ago	Verified	62eb7ad	<>
Add files via upload	Aarch0811	15 minutes ago	Verified	05a471e	<>
Create Readme.txt	Aarch0811	16 minutes ago	Verified	2d7f12ae	<>
Add files via upload	Aarch0811	17 minutes ago	Verified	d981533	<>
Create readme.txt	Aarch0811	19 minutes ago	Verified	8b8af4b	<>
Create Readme.txt	Aarch0811	21 minutes ago	Verified	bb2e95a	<>
delete	Aarch0811	33 minutes ago	Verified	71ae587	<>
Create LAB3	Aarch0811	33 minutes ago	Verified	8fe0880	<>

End of commit history for this file