Total weightage in course total =30%	Objectives
Part 1	Database Generation: Preferred PVT aware
(30%=9 Marks)	5000 samples in targeted technology node at
	given supply voltage.
	Targeted performance: Leakage power
	Simulator: NGSPICE
	Targeted Std. Cells: NAND2, NOT, AND2, XOR2,
	OR2, AND3, etc.
	Targeted Technology nodes: CMOS 45nm,
	CMOS 32nm, CMOS 22nm, CMOS 16nm
	Targeted Models: MGK, HP, LP
	(5 <u>k*2</u> number of samples for n input gates)
	EDA analysis for the given tech nodes
	<u>Decide approach/technique</u> for ML modelling
Part 2	Fast and accurate ML models development for
(30%=9 Marks)	the prediction of leakage power in basic gates-
	NAND2, NOT, AND2, XOR2, OR2, AND3.
	ML model <u>analysis</u> for leakage power
Part 3	Verification of approach and ML model using
(20%=6 Marks)	C17 benchmark circuit
Project report (20%=6 Marks)	Finally, the leakage power prediction in C499
	benchmark circuit utilizing the pre-modelled
	std. cells.
	Comparison: Model Vs. Ngspice simulation
	Report+ Presentation