An efficient implementation of Online Arithmetic

Yiren Zhao Imperial College London London, UK, SW7 2AZ yiren.zhao13@imperial.ac.uk George A. Constantinides Imperial College London London, UK, SW7 2AZ g.constantinides@imperial.ac.uk

ABSTRACT

The unique feature of an Online operator is that it allows calculations to generate results starting from the most significant digit (MSD) first, which enables arbitrary numerical precision control. In this paper, we report on an optimized hardware architecture for Online operators to perform efficient serial addition, multiplication and division in a MSD-first fashion on FPGA platform. We compare these operators with conventional fixed-point arithmetic, generated results with multiple precisions. Using our proposed hardware implementation on an FPGA, we demonstrate that our design can provide numerical results with arbitrary precision at runtime without any increase in hardware usage.

1. INTRODUCTION

In traditional fixed point arithmetic, operations normally fall into two categories: whether computing least significant digit (LSD) first or starting from the most significant digit (MSD), such as multiplication and division respectively. Therefore, in certain calculations, the carry could possibly propagate from MSD to LSD and then LSD to MSD, and this brings an inconsistency into traditional arithmetic.

For arbitrary precision control, traditional digit parallel operators could be applied if we know the precision beforehand. We could apply n-bit parallel operators to generate a result with a precision of n-bit, however this normally requires an increasing hardware usage as the value of n increases. Meanwhile, conventional digit serial solution sometimes calculates from LSD to MSD, generating all precisions and then truncate to a required precision. For instance, to calculate the product of two 32 bits numbers down to a 32 bits precision, a standard digit serial approach is to generate a 64-bit product in all precisions and then truncate it down to 32 bits by shifting. Therefore, conventional digit serial method requires intermediate answer with all precisions and cannot be viewed as a process of arbitrary precision generation. As a result of this, in later sections of this paper,

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

Copyright 20XX ACM X-XXXXX-XX-X/XX/XX ...\$15.00.

only digit parallel method is applied to compare with our proposed methodology of arbitrary precision generation.

Online arithmetic overcomes these drawbacks and problems by unifying all arithmetic operations in a MSD-first fashion. This MSD-first methodology provides us the flexibility to obtain arbitrary precision without any increase in hardware usage or truncation of full precision results. Therefore, we discovered a novel way to provide arbitrary precision generation with a non-growing piece of hardware and our implementation could track to any precision at runtime without knowing what precision is needed before running.

In later sections, an introduction to Online arithmetic and correlated algorithms are given, in the meantime, some optimizations of its hardware architectures are discussed.

2. OVERVIEW OF ONLINE ARITHMETIC

Online arithmetic has been broadly exploited in the fields of control and signal processing [2][5]. Recently, it also proved its usage in over-clocking computations [7]. Online arithmetic has some unique features due to the algorithms that it relies on. Firstly, the digits are always taken from the MSD (left to right) and the resulting output always contains an initial delay, which is called the Online delay and denoted by δ [4]. Second feature is that Online arithmetic employs redundant number representation system to ensure more flexibility in arithmetic calculations. To unify the use of representations, in this paper, all implementations only involve digits in signed representation (SD) in a redundant digit set of $\{-1,0,1\}$, which we denote $\{\bar{1},0,1\}$ for the ease of presenting.

For each given n-digit operand, we could apply a left-toright indexing system for its serial computation to the jth iteration, meanwhile, we take considerations of δ to make this indexing of inputs (x[j] and y[j]) and output (z[j]) consistent. Since we apply radix-2 system in this paper, the value of r is equivalent to 2 (1)[4].

$$x[j] = \sum_{i=1}^{j+\delta} x_i r^{-i}, y[j] = \sum_{i=1}^{j+\delta} y_i r^{-i}, z[j] = \sum_{i=1}^{j} z_i r^{-i}, \quad (1)$$

For each digit x_i of this n-digit operand, that has a value within the set of $\{\bar{1},0,1\}$, it is represented using 2 bits in SD representation. We denote x_i^+ and x_i^- to be the two bits of representing a single digit x_i , and a subtraction between x_i^+ and x_i^- could produce the value of the represented digit(2). This redundancy within the SD representation gives opportunities to represent a conventional number in multiple ways, for instance, the binary number 0.0101 could be represented

as $0.1\overline{1}01$ or $0.011\overline{1}$ and also other alternatives.

$$x_i = SUB(x_i^+, x_i^-); (2)$$

3. ONLINE OPERATORS

3.1 Addition

Addition is an important arithmetic operation and it is used for constructing multiplier and divider as well. The serial Online addition makes use of full adders and D flip flops to add two redundant digits, therefore, it contains 2 cycles of online delay ($\delta_{add}=2$) [3]. Similarly, if we duplicate this serial adder n times and take out the flip flops, we obtained a n-digit parallel adder without any online dealys [6]. Typically, in the implementation of serial Online multiplication and division, a 4-digit parallel Online adder is applied to avoid Online addition delay and also partially unrolling the serial operation loop, this unrolling would be fully analyzed in later sections. Nevertheless, a serial Online adder is employed in this paper to achieve addition serially in order to solve the Newton's method to the 2nd iteration in later sections.




Figure 1: Online Adder

3.2 Multiplication and its Optimization

3.2.1 Multiplication

Multiplication requires recursive operations, within which two intermediate residues are produced, respectively named v[j] and w[j]. Meanwhile, for each iteration, a corresponding product digit, p_{j+1} , is produced by a selection function. This selection process is implemented as a multiplexer in hardware (Algorithm 1) and named SELM() for this multiplication[8]. Typically, such Online multiplication has an online delay, and in this case, $\delta_{mul}=3$ [8].

The SELM() function could also be viewed as a sampling process: threshold values categorize upper digits of v[j] and then produce p_{j+1} . The threshold values are based on the radix number r and delay value $\delta_{mul}[8]$. Typically, in the radix-2 multiplication implemented in this paper, this sampling process follows equation(3), therefore, we need to track 5 MSDs of the residue, including two integer digits and three fractional digits to reach the precision of the thresholds in equation(3). In hardware, we feed these five MSDs into a multiplexer and select appropriate p_{j+1} with respect to the threshold values [8].

To multiply one digit with a series of digits, for instance, performing $x[j]y_{j+1}$, is a relatively simple process in hard-

ware. Since y_{j+1} takes value from the digit set $\{\bar{1}, 0, 1\}$, this translates to hardware as choosing whether to negate, zero or maintain the value of each digit in x[j].

Algorithm 1 Online Multiplication

1: Initialize:
$$x[-\delta_{mul}] = y[-\delta_{mul}] = v[-\delta_{mul}] = w[-\delta_{mul}] = 0$$
2: for $j=-\delta_{mul}$, $-\delta_{mul}+1$, ..., $n-1$ do
3: $v[j] = 2w[j] + (x[j]y_{j+1} + y[j+1]x_j)2^{-3}$;
4: $p_{j+1} = SELM(v[j])$;
5: $w[j+1] = v[j] - p_{j+1}$;
6: end for

$$SELM(v[j]) = \begin{cases} 1 & \text{if } v[j] \ge 1/2\\ 0 & \text{if } -1/2 \le v[j] \le 1/4\\ -1 & \text{if } v[j] < -3/4 \end{cases}$$
 (3)

3.2.2 Optimization of Multiplication

Apart from these standard hardware implementations, some optimizations are done to speed up the process and also decrease the usage of hardware resources. The optimizations mainly focus on the addition and subtraction in Algorithm 1.

Firstly, standard digit serial multiplication employs serial addition and subtraction, nevertheless, we propose a partially unrolled 4-digit parallel Online adder to speed up the adding process, which theoretically improves the speed by 4x. Secondly, due to the shifting caused by 2^{-3} , 5 MSDs of residue v[j], including 2 integer digits and 3 fractional digits, remain unchanged unless a carry is propagated from its LSDs. We managed to hold the 5 MSDs in two separated 5-bit registers and thus they only change values if carry logic detects a valid propagation (Figure 2(b)). In an unoptimized design, these 5 MSDs of residue value join addition of every single iteration. Our implementation avoids these unnecessary additions, and thus saves hardware resources by 40 LUTs on Altera Cyclone IV series FPGA.




Figure 2: Online Multiplier

3.3 Division and its optimizations

3.3.1 Division

In division, we denote x and d to represent the numerator and divisor respectively. The algorithm of Online division is similar to multiplication at first glance, however, there are inherent differences in terms of selection process and recurrence (Algorithm 2).

The selection process requires more precise threshold vales down to 1/8 (equation 4), so that six MSDs (two integer digits and four fractional digits) are required to join this SELD multiplexer to produce one digit quotient q_{j+1} .

Algorithm 2 Online Division

1: Initialize:
$$n[-\delta_{div}] = d[-\delta_{div}] = v[-\delta_{div}] = w[-\delta_{div}] = 0$$
2: **for** $j = -\delta_{div}$, $-\delta_{div} + 1$, ..., n -1 **do**
3: $v[j] = 2w[j] + (x_{j+1} - q[j]d_{j+1})2^{-4}$;
4: $q_{j+1} = SELD(v[j])$;
5: $w[j+1] = v[j] - q_{j+1}d[j+1]$;
6: **end for**

$$SELD(v[j]) = \begin{cases} 1 & \text{if } v[j] \ge 1/4\\ 0 & \text{if } -1/4 \le v[j] \le 1/8\\ -1 & \text{if } v[j] < -1/2 \end{cases}$$
 (4)

3.3.2 Optimization of Division

Although Online divider's hardware implementation contains unrolling of the adder and separation of residue's MSDs. The division process contains one more optimization which is related to its algorithm's recurrence. Conventionally, in a single iteration, residue v[j] has to be produced first to provide a q_{j+1} that is later used to produce w[j+1] (Figure 3a). Practically, we find that productions of v[j] and w[j+1] are both time-consuming procedures and heavily increase the latency of our hardware design. Moreover, both procedures cost compatible cycles to finish, denote m to represent this cycle number, and conventional method requires 2m cycles to finish computation of one single iteration. Additionally, m grows linearly with the number of iterations j, because the size of residue v[j] and w[j] would expand as number of iterations increases.

To overcome this latency problem, we choose to introduce a prediction mechanism based on previous quotient value. This prediction adds parallelism into hardware design: computing both v[j] and w[j+1] in m cycles. We predict q_j might be the same value as before, and therefore uses q_{j-1} to compute the w_{j+1} . To the worst case, if prediction fails, the system would branch back to recompute the value of w_{j+1} with a corrected quotient value. Notice that the process of determine whether q_j is equal to q_{j-1} is purely logic circuitry, therefore, does not cost any extra clock cycles.

Following this optimized design, if the prediction succeeds, we would save our computation cycles by half, decreasing from 2m cycles to m cycles. In contrast, if the prediction fails, our method would take up to 2m cycles, which is the same as the conventional method. The success rate of this prediction depends on the values of inputing operands, in this case, the numerator digits and divisor digits respectively. The only extra hardware cost in this case is the logic




Figure 3: Flow chart of Online divider's working mechanism

that determines whether the 2-bit quotient digit is the same as before or not. This only costs 1 LE in Cyclone IV FPGA, however, brings us a possibility of speeding up a single iteration by 2x.

4. NEWTON'S METHOD

To further study the advantages of Online arithmetic in arbitrary precision control, we choose to chain the operators together in an iterative algorithm. We recall the Newton's Method of finding $\sqrt{3}$ and unroll this iterative algorithm to its second iteration.

Algorithm 3 Newton's Method with two iterations

1: Initialize: $x_0 = 2$, $f(x) = x^2 - 3$, f'(x) = 2x2: **for** j=0,1 **do** 3: $x_{j+1} = x_j - \frac{f(x_j)}{f'(x_j)}$; 4: **end for**

To fully visualize the algorithm in terms of data path, we could apply a tree structure of operators to represent one iteration in Newton's method (Figure 4).




Figure 4: Data path of one iteration in Newton's method

For Online arithmetic, the initial Online delay, δ , in this case, would be additive and increase linearly with the number of operators. For example, for one iteration of Newton's

method, the total Online dealy of x_{j+1} would be δ_{total} , which is a summation of two δ_{mul} , two δ_{minus} and one δ_{div} . In other words, the first MSD of x_{j+1} would come out δ_{total} cycles later after we feed in the fist MSD of x_j .

Despite this Online delay, which is normally a small number of cycles, the unique feature of Online arithmetic makes it able to produce all results, including intermediate results, in a MSD first fashion, as illustrated in Figure 5.




Figure 5: Timing of Newton's method

In this experiment, we compare our novel hardware implementation with conventional fixed-point arithmetic. Altera Cyclone IV FPGA is selected as the hardware platform for our design and we collect results after Place and Route in Quartus II. Fixed-point operators are implemented by IP cores provided by Altera. As mentioned in Section 1, fixed-point operators are implemented to perform parallel computations, assuming the precision of these computations are already specified. The correctness of hardware results are verified with the co-simulation in Matlab. Notice we generated results with precision of 8 digits, 16 digits, 32 digits, 64 digits and 128 digits for Online arithmetic.




Figure 6: Comparison between Online and FP arithmetics in terms of latency and number of LUTs used

As illustrated in the graphs, our implementation's precision grows as time increases. The error value stops decreasing for the Online arithmetic after reaching 64-bit precision, because it reaches the precision limitation of Matlab. On the other hand, the error decrease of fixed-point operators

stops early at 32 digits precision, because Altera IP cores only performs maximally 32-bit integer division and multiplication in fixed-point arithmetic[1], which restricts this error decrease.

The hardware usage (number of LUTs) remain constant for Online arithmetic, but increasing heavily with fixed-point arithmetic. The initial latency of Online arithmetic is higher, however, grows less dramatically comparing with fixed-point arithmetic. With the product of LUTs and latency on y axis, two arithmetics would become compatible when error is around 10^{-9} (32 digit precision). According to the trend observed from these figures, our implementation could have a better performance and less hardware usage than fixed-point operators when precision is more than 64 digits. Moreover, our piece of hardware could provide results with arbitrary precision at runtime.

5. CONCLUSION

Ultimately, we exploited a novel method of computing numerical answers with arbitrary precision. This method's hardware usage does not grow with increasing precision and is capable of producing arbitrary precision at runtime. By comparing our proposed method with parallel fixed-point operators, our implementation with Online arithmetic is predicted to have a better performance and constant hardware usage when required precision is high (above 64 digits precision). Moreover, our method has an ability of computing answers with any precisions if runtime is large enough, due to the uniqueness of Online arithmetic.

6. REFERENCES

- [1] Altera. Integer arithmetic IP cores user guide.
- [2] DIMMLER, M., TISSERAND, A., HOLMBEG, U., AND LONGCHAMP, R. On-line arithmetic for real-time control of microsystems. *Mechatronics*, *IEEE/ASME Transactions on 4*, 2 (Jun 1999), 213–217.
- [3] ERCEGOVAC, M. D. On-line arithmetic: An overview. In 28th Annual Technical Symposium (1984), International Society for Optics and Photonics, pp. 86–93.
- [4] ERCEGOVAC, M. D., AND LANG, T. Digital arithmetic. Elsevier, 2004.
- [5] Galli, R., and Tenca, A. F. Design and evaluation of online arithmetic for signal processing applications on FPGAs. In Advanced Signal Processing Algorithms, Architectures, and Implementations XI (Nov. 2001), F. T. Luk, Ed., vol. 4474 of Society of Photo-Optical Instrumentation Engineers (SPIE) Conference Series, pp. 134–144.
- [6] Shi, K., Boland, D., and Constantinides, G. A. Efficient FPGA implementation of digit parallel online arithmetic operators.
- [7] SHI, K., BOLAND, D., STOTT, E., BAYLISS, S., AND CONSTANTINIDES, G. A. Datapath synthesis for overclocking: Online arithmetic for latency-accuracy trade-offs. In *Proceedings of the 51st Annual Design Automation Conference* (New York, NY, USA, 2014), DAC '14, ACM, pp. 190:1–190:6.
- [8] TRIVEDI, K. S., AND ERCEGOVAC, M. D. On-line algorithms for division and multiplication. In Computer Arithmetic (ARITH), 1975 IEEE 3rd Symposium on (1975), IEEE, pp. 161–167.