

Digital Electronics 2004 – Paper 2 Question 3 (SWM)

This question covers lectures:

1 – binary

2 – Boolean algebra and addition

3 – logic minimisation

4 – more on adders

5 – flip-flops

6 – sync state machines

Sketch Answer

First, let's start with a state transition table:

Inputs				Outputs		
A	D2	D1	D0	D2'	D1'	D0'
0	0	0	0	1	1	1
0	0	0	1	0	0	0
0	0	1	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	0	1	1
0	1	0	1	1	0	0
0	1	1	0	1	0	1
0	1	1	1	1	1	0
1	0	0	0	0	0	1
1	0	0	1	0	1	0
1	0	1	0	0	1	1
1	0	1	1	1	0	0
1	1	0	0	1	0	1
1	1	0	1	1	1	0
1	1	1	0	1	1	1
1	1	1	1	0	0	0

[4 marks]

[4 marks]

$$\begin{array}{r} \text{D1} \\ \hline \text{D0} \\ \hline \end{array}$$

A	D2	1	0	1	0
		1	0	1	0
		0	1	0	1
		0	1	0	1

[4 marks]

	D1
D0	

A	D2	1	0	0	0
		0	1	1	1
		1	1	0	1
		0	0	1	0

$$D2' = \begin{array}{ccccc} \overline{A} & \overline{D_0} & \overline{D_1} & \overline{D_2} & + \\ \overline{A} & D_0 & D_2 & & + \\ \overline{D_0} & D_1 & D_2 & & + \\ A & \overline{D_1} & D_2 & & + \\ A & D_0 & D_1 & \overline{D_2} & \end{array} \quad [4 \text{ marks}]$$

4 marks for the circuit diagram.