

```
1- -766
 Trote that these are notes submitted in January 2003
                                                                                GST
       to the question was by afterations but tray module pura controller (out, tycle, ton, go, clk);
                                                                               p3q2
                                                             CHN 1/06
           output out;
           input [15:0] tayce;
           input [15:0] ton;
            input 90;
            input clk;
                     skeload = 0, son = 1, soff = 2;
              [1:0] State;
           reg ([15:0]) oncount, offcount;
           # always e (posedge clk) begin
                 if (!go) state & sheload;
                 else case (state)
   (i)
                    sholood: begin
                         oncount & ton;
                       offcount & tycle - ton - 1;
                         State & son;
                    end
                  son: if (oncount ==0) state & soft; else oncount & oncount -1;
                  soft: if (office nt ==0) stake = stan, else officeunt & officeunt -1;
               endcase
             end
              oncount and offcount registers should be 16 bits wide, not
1 mark
               just a single bit
         (ii) If the else keyword is missing the 'state' register can
               have two differing concurrent assignments - this is an error.
               Synthesis tools would object to this or produce an incorrect circuit.
2 marks (iii) if the next stake after soft is Son than the stake madrine
               will keep switching between son and soft whilst the counters
               remain at Zero. The intended Specification is not met.
         (iv) This is a continous assignment and those can not be a concurrent assignment
```



e.g. 1 mark for basic states and transitions I mark for correct transition labels 1 mark for remembering go = 0 transitions


(c) An asynchronous reset is not needed. When go = or all _____ I mark stake in the circuit will become initialised before it is read.



In the example circuit the clock to the oncount and offcount fegisters can be gated whilst the go signal is zero. (Note that oncount and offcount may well share the same register and decrementer). I mark

The tycle_ton-1 calculation can easily be moved to a page is the software. The tycle input then becomes a toff input. I make this removes a subtractor (adder) from the circuit.

(Note the counters could not easily be moved to software - timing and might be hard to maintain, and thou there is no purpose of this module.)



There are many variations on this, for example add back annotation or more physical verification extraction. Sensible flows will get the marks!

Production testing is to find manufacturing defects. Forestamp
In an ASIC these would be during device fabrication, and are part of
Normal manufacture — yield. Therefore all devices must be tested
to discard faulty ones.

(mark