


- a) 512×512 trans elements = $2^9 \times 2^9$
 100 pin chip - use 32×32 scan multiplexers = 64 pins.
 Total number of chips = $2^9 \times 2^9 / 2^5 \times 2^5 = 2^4 \times 2^4$
 = 16×16 sub arrays
 = 256 chips.


Each chip does a scan mux of a sub array $2^5 \times 2^5$ tile.




- b) Each chip is going to deliver 1024 bits of info to each of 64 wires. $1024 \times \text{pins} > 1 \text{ms}$
 So $64 \text{ kbit} = 8 \text{ kbyte}$.

The data will be totally raw - just the values to go out on the rows and cols. This is more flexible than having hardwired scanners.

- c) Suppose A32, D32 control CPU, like ARM



Need 512 chips for 6th arrays. Wire 4 chips in each word, so need to address decode $512/4 = 128$ - another 7 address lines
 → could feed some of these in on some other pins to help the decode process:



Also, likely to need control and status registers in each chip?

d)

SHP 2004 continued

