PIUGI Digital Electronics Paper | Question 2 2005 SWM

Computer Science Tripos Part II (General) 2005

(a) book work

363

3.66

Paper 10 Question 1

SWM — Digital Electronics

(b) C1 = A0 B0 + A0 C0 + B0 C0

So = Ao Bo Co + Ao Bo Co + Ao Bo Co + Ao Bo Co 346

 $(c) S_o = A_o \oplus B_o \oplus C_o$ 2 62

(d) $C_3 = A_2 B_2 + (A_2 + B_2) C_2$

 $=A_2 B_2 + (A_2 + B_2)(A, B, + (A, + B,)C_1)$

= A2 B2 + (A2+B2)[A, B, + (A, +B,)(A0 B0 + A0 C0 + B0 C0)]

=A2 B2 + A2 A, B, + A2 A, A, B, + A2 A, A, Co + A2 A, B, C

+ Az B, Ao Bo + Az B, Ao Co + AzB, Bo Co

+ B2 A,B, + B2 A, A0 B0 + B2 A, A0 C0 + B2 A, Bo Co

+ B2 B, A, Bo + B2 B, A, Co + B2 B, Bo Co

646

3d 3

will also oreget the case when Co=0 since the question resked for C3 in terms of As & S.

(e) Implementing C3 already requires , multi-level legic since the 15 injust OR gate required is not typically found in a digital logic family. We can also see that the number of terms is growing rapidly. The sur of products form for Co will be for to large to implement

in 2-level legie. Therefore a multi-level legie implementation

is essential.

This material is covered in lectures 1 to 4.