Paper 10 29/Dip. OS Folm. on end pour I and JMB pour II enters memory. 2003
a (1) The address range the process can access or transfer control within
(ii) 32-bit add sp: byte 0 -) byte 49-1 (2-1)
OS SPACE 29-1 29  OS SPACE 29-1 29  resident memory- resident mapped os code o application data data  To interfaces  To interfaces
cached not cached < all cached and mapped>
différent conventions in hardware and software are possible but nust be known for cache and TLB management
(iii). the alternative is to define principled instructions for I/O which cause an exception when executed from user space
· Mem-napped I/O interfaces are allocated physical addresses the devices listen to the address lives on the bis
(iv) OS code is rendent so is never relocated. Physical addresses
cem therefore be used making mapping (issing the TLB with scarce
- space) arrheterary. Caching is appropriate.
(V) OS addresses can be detected (top bit is O or I depending on which half of address space is used by conventioni).
An access or jump to OS space from user space causes a privilege violation.
(VI) A printeged instruction which causes a (Software) interrupt
is ired to implement system calls. The ISR analysis the TRAP and transfers control to the apprepriate part of the OS.
16) Mulliprogramming became possible
thus affecting other users' operation.
One user's code could not accer another user's only the process address space is visible - not physical addresses.
Hardware Support: At least a base and limit register for relocation and putertion
waite or he ament willes
Add base to address for illocation theck address now writin base - based limit for protection.  1) It ok address used for physical memory acress. (DIAGRAM).
In practice- 2 pairs allow one segment to be should (yexecute-only cool) and a second to be private. Dos on sort has 4 pairs.  Address must than be a tuple (syment#, Met)
10)