## Paper 9 Question 2

## VLSI design – question B

PR — VLSI Design

- (a) Sketch designs for memory cells for:
  - Read-only memory **(**i) •
  - (ii) Static memory
  - (iii) Dynamic memory using standard CMOS

**(**4)• Dynamic memory for dense layout  $[4\times3 \text{ marks}]$ 

Compare the designs in terms of speed, size, power consumption.

[6 marks]

What further factors affect the comparison as feature sizes decrease?

[2 marks]

## Solution

**Bookwork** 

[4×3]

	Speed	Size	Power
ROM	Fast	Small	Low
Static	Fast	Large	High
Dynamic	Medium	Medium	Medium
Dense	Slow	Small	High

[6]

The 'memory gap' between the speed of a processor and its main memory widens.

The number of electrons representing a bit becomes very low.

[2]

This relates to the parts of the course covering memory design and fundamental limitations.

The adual exam gurden was rather differt from this suggets.

(a) thed for stick diagrams. Marks for a storage

- a orthogonal control and data lives
- . stony of (ch(i)), and read/unity (in other)
- (b) Asked for extension to multi-part read vestors of (ii) &(iii) One mark each aforida and implementation.

and reasons why (iv) would not extend two mades for limited amont of chape.

(c) Accepted other trends such as wive capacitance