2005 Operating Systems Foundations (solution) draws on parts 1,2,3 (a) i) Derices (and humans) operate far more slowly than processors. eg. Many nullions of instructions can be executed while a character is being tensed. is being typed. data-in Status does data-in unitain a char? (ii) UMRT typical registers. [data-our [control]...includes interrupt enable. The software checks the status bits in the UTRT periodically - is there a character in data-in?
-is data-out free for the next output character? and be time-driven. (iii) The UART sends an interrupt signal to the processor-recorded in a CPU register. When this becomes of highest printy (c.t. interrupt level at which CPV is executing) there is an automatic transfer of control to the ISR. PC + CPU status are sound (or restried). 1) the process must want until ready blocked the next clian is ready on input or the device is ready on output. trous marked as blocked in PSD and event awanted is recorded. from remared from ready quene + recorded as awally event (2) character (or derice) ready + in event standare (Explem-dep.) VART signal interrupt. ISR records pures status as ready in PSD and adds proven to ready queue. (3) OS scheduler selects piores to run. (b) (i) Independently ocheduled processes require access to should data I the data structures would be corrupted by uncentrolled access. (ii) A process acquires access to the buffer them finds it cannot proceed eg. buffer but on inpur-driver want for app. to remove eg " ... outpur-app. --- driver. eg. buffer empty on output - driver wait frapp to insert - app . - - - - driver. (iii) The driver first acquires buffer-lock then tests the state of the buffer. If it finds it cannot pureed it WATTS for the required condition bur does ner diret release buffer-lock. DEADLOCK - both processes are blocked indefinitely. The semaphores must also be signalled. The buffer bock/unlock should be around the read + write only.