

OpenCPI Component Developer Kit (CDK) Reference

Authors:

Michael Pepe, Mercury Federal Systems, Inc. (mpepe@mercfed.com)

Jim Kulp, Mercury Federal Systems, Inc. (jkulp@mercfed.com)

Revision History

Revision	Description of Change	By	Date
1.01	Creation	jkulp	2010-06-21
1.02	Add ocisca information and HDL application information	jkulp	2010-08-05

Table of Contents

1	References	4
2	Overview	5
3	Component libraries	6
3.1	Component Specifications.....	6
3.2	Implementation/worker subdirectories	6
3.2.1	The Worker Description File	7
3.2.2	The Worker Makefile	7
3.2.3	The Worker Source files.....	8
3.2.4	Creating a new worker	8
3.3	The Component Library Makefile	8
3.4	An Example Component Library	9
3.5	Library Exports	10
4	ocpigen: the OpenCPI tool for code and metadata generation	11
4.1	Outputs from ocpigen	11
4.2	How ocpigen is used	12
5	ocpisca: the OpenCPI tool for integration with SCA XML files	14
5.1	Outputs from ocpisca	14
5.2	How ocpisca is used	15
6	HDL Model Primitive and Application scripts.....	17
6.1	Building HDL Primitives	17
6.1.1	Building primitive libraries from source	17
6.1.2	Building primitive libraries for prebuilt/presynthesized cores	18
6.2	Build HDL local applications	18
6.2.1	The HdIAssembly file that describes the local application	19
6.2.2	The Makefile for building a local application.....	20
6.2.3	Creating the bitstream for the local application.....	20
6.2.4	Preparing the OpenCPI runtime metadata for the bitstream.....	21

1 References

This document depends on several others. Primarily, it depends on the “OpenCPI Generic Authoring Model Reference Manual”, which describes concepts and definitions common to all OpenCPI authoring models, as well as the HDL and RCC authoring model references documents.

Title	Published By	Link
OpenCPI Technical Summary	OpenCPI	Public URL: http://www.opencpi.org/doc/ts.pdf
OpenCPI Authoring Model Reference	OpenCPI	Public URL: http://www.opencpi.org/doc/amr.pdf
OpenCPI RCC Authoring Model Reference	OpenCPI	Public URL: http://www.opencpi.org/doc/rccamr.pdf
OpenCPI HDL Authoring Model Reference	OpenCPI	Public URL: http://www.opencpi.org/doc/hdlamr.pdf

2 Overview

This document describes the OpenCPI Component Developer Kit (CDK), which is a kit of tools to develop OpenCPI component implementations (a.k.a. workers), in any supported authoring model. Also included is how to create, build, and manage libraries of heterogeneous components (with multiple implementations of components). Finally, for HDL workers and applications, it defines how to create libraries of primitives (smaller/simpler reusable modules) used to build HDL workers, and how to assembly a group of HDL workers to form an HDL application, in order to build a complete FPGA bitstream.

The OpenCPI CDK is not an IDE (integration with the Eclipse IDE is a roadmap item), but rather is a set of command and “make” level tools and scripts that enable the development process. The CDK relies on several conventional tools, including GNU “make”, and other basic POSIX command-line tools. It includes several tools specific to OpenCPI including:

ocpigen: a code and XML generation tool that processes various OpenCPI XML metadata files and generates various source code and other XML files. It supports development using OpenCPI’s native XML metadata formats.

ocpisca: a tool that integrates OpenCPI into the SCA (DoD Software-defined Radio framework) component development process by:

- Generating OpenCPI XML from the more complex and comprehensive SCA XML metadata (and CORBA IDL).
- Back-annotating SCA SPD files to properly reference and describe component implementations (workers).

ocpixmap: a tool that generates code to wrap X-Midas primitives (written in C++ or Fortran) for use in OpenCPI as OpenCPI workers. It is described in a separate document.

Beyond these tools, there are a set of “make” scripts to facilitate building component libraries of heterogeneous implementations, and building components in each of the available authoring models.

The OpenCPI CDK also relies on technology-specific compilers (e.g. gcc) and (FPGA) synthesis tool (e.g. Xilinx XST).

3 Component libraries

Perhaps the most important aspects of the OpenCPI CDK are the mechanisms to support the creation of component libraries. OpenCPI (and component-based) applications are built as a composition (or “assembly”) of components, and the components are drawn from component libraries. The library contains the descriptions of the components (the “spec files”), and, for each component, it can contain various implementations using the different OpenCPI authoring models (HDL, RCC, XM, OCL etc.), all based on the same core description (called an OpenCPI Component Specification – or OCS — or “spec file”).

A component library has a top-level directory that contains these things:

- Component specifications (OCSs, spec files)
- Component implementations (each in its own subdirectory)
- The Makefile for the component library as a whole
- Library exports (files specifically exported by the library as required by applications when they use components in the library)

3.1 Component Specifications

Component specifications are a description that is common to all implementations of a component. It describes the component properties, ports, and message protocols at each port of a component. This XML file is called the “spec file” for the component, and has a “_spec.xml” suffix. The spec files for all components in the library are found in the top-level directory of the library. When groups of properties or groups of message protocol “operations” (message types), are shared between spec files they are typically placed in separate “_prot.xml” or “_prop.xml” files that are referenced from various spec files. The suffixes and locations of these files are required for the component library management scripts to know what files must be exported when applications use components in the library. The contents of these XML files are described in detail in the [AMR].

These spec files (and property and protocol files if they are used) are used by two completely different processes:

- The implementation subdirectories need these files to ensure the **implementation** matches the specification.
- Applications need these files to correctly **use** the components and connect them to each other.

3.2 Implementation/worker subdirectories

Component implementations are in implementation/worker subdirectories. Some authoring models (e.g. RCC) support creating a single binary file that implements multiple workers, but usually a single worker implementation is in its own subdirectory and when compiled, results in a single binary file. The names of the worker subdirectories have a suffix indicating the authoring model used for that implementation. Thus if we have a component whose spec file is named “search_spec.xml”, the RCC model implementation of that component would be in a subdirectory called “search.rcc”.

The names of the spec file and the implementation subdirectory do not have to match, but it is recommended and allows the use of more defaults to simplify the process. If there were an HDL implementation of the same component, it would be in the subdirectory “search.hdl”. Note that these names (“search”) are not required to be the names that occur in the programming language source files (e.g. C, C++, Verilog, etc.), although that is usually the simplest.

The first step to creating a component implementation (after creating the spec file) is to create a subdirectory in the component library with the name of the implementation (before the “.”) and the authoring model used (after the “.”). The contents of these directories are different based on the authoring model (although they are as similar as conveniently possible), and are described in specific sections below. What is in common between all authoring models is that the implementation subdirectory contains these files:

- Worker Description File (the OWD)
- Worker Makefile
- Worker source code files

3.2.1 The Worker Description File

For each worker implemented in the subdirectory (usually only one), there is an XML file that describes the worker, and references the spec file in the component library directory. The generic (across authoring models) aspects of these implementation description files (OWDs) are documented in detail in the AMR. The build scripts and makefiles automatically put the parent directory (the component library directory) in the search path when these worker description files are processed, so the spec files need only be referenced by their name and not any directory.

The worker description file (called a OpenCPI Worker Description or OWD in the [AMR]), essentially adds non-default implementation information to the basic information found in the spec files. Each authoring model defines what this information might be (for example, which programming language or whether certain lifecycle control operations are implemented).

If the worker in fact has no non-default behavior, it can simply be a reference to the spec file. E.g., if the RCC implementation based on the spec file “search_spec.xml” had no non-default implementation attributes, the OWD file would be, entirely:

```
<RCCImplementation>
  <xi:include href="search_spec.xml"/>
</RCCImplementation>
```

3.2.2 The Worker Makefile

The “make” file (named “Makefile”) in the worker directory can be as simple as one line:

```
include $(OCPI_DIR)/worker.mk
```

This simply tells “make” that this directory is for building a worker whose name and authoring model are derived from the name of the implementation directory, and whose worker description file is named the same as the worker name, with “.xml” as the suffix, and whose source file for the actual implementation code for the worker also has the

name of the worker with the suffix for the programming language. So, if the name of the directory were “search.rcc”, then the simplest Makefile above, would assume that the worker description file was “search.xml” and the source code to compile for the worker was “search.c”. Note that if the source file is missing, it will be created automatically as a “skeleton” of the implementation that does nothing, but compiles as a valid worker of the given authoring model.

The worker makefile can also have other variable settings specific to the authoring model, and also may list the source files and libraries needed to compile the worker into the appropriate binary file format (e.g. a shared object “.so” file for RCC workers on linux, or a “.ngc” file for HDL workers using Xilinx XST synthesis tool).

3.2.3 The Worker Source files

The worker source files must be written according to the authoring model, but as a starting point, if no such file exists, the first time “make” is run in this directory it will use the worker description file to create an empty skeleton of a worker implementation that will in fact compile, build and execute (doing nothing). If additional source files should be compiled and linked to make the binary file in an implementation directory, the “Make” variable “SourceFiles” can provide a list of files in addition to the ones named for the workers being built. For example if the file “utils.c” was used in an RCC implementation directory that was building workers w1 and w2 in the same binary file, the makefile would be:

```
Workers=w1 w2
SourceFiles=util.c
include $(OCPI_DIR)/include/worker.mk
```

3.2.4 Creating a new worker

To create a new worker called “xyz”, with the authoring model “am”, the following script could be used (called from the component library directory):

```
mkdir xyz.am
echo \
'<AMImplementation>\
  <xi:include href="xyz_spec.xml"/>\
</AMImplementation>' > xyz.am/xyz.xml
echo 'include $(OCPI_DIR)/include/worker.mk' > xyz.am/Makefile
```

Then to build the worker the first time (and thus generate the skeleton source code file), you would type, in the component library directory:

```
make xyz.am
```

At this point you could then edit the xyz.am/xyz.c file (assuming the RCC model) to make it contain something more interesting than the empty skeleton that does nothing. [Ok, why don't we just put this script in the CDK...]

3.3 The Component Library Makefile

The make file (called “Makefile”) in the top-level directory of the component library is basically a list of implementations that should be built, and the target platforms that

each authoring model should be built for. The last line in the file should establish it as a Makefile for OpenCPI component libraries and be:

```
include $(OCPI_DIR)/lib.mk
```

Note that the OCPI_DIR variable must be set prior to this either in the environment or as a variable in the makefile to point to the CDK installation. Before the “include” line above, several “make” variables can be set. The most important one is “Implementations”, which is a list of which worker subdirectories should be built for this component library. If that variable is not set at all, then it is assumed that all subdirectories of the component library whose suffix is one of the known authoring models, should in fact be built.

Finally, for each authoring model, there must be a list of targets to build for. I.e. for the RCC authoring model, the variable “RccTargets” would be set to a list of targets to build all RCC workers for. For all software authoring models, the default target, if none is specified, is the machine and operating environment of the machine doing the building.

Other non-software authoring models (for processors that will never be the one running the tools), there may be defined default targets.

Software targets generally use the format: *oskernel-processor*, which is a lowercased version of what the following UNIX command would print:

```
echo `uname -s`-`uname -p` | tr A-Z a-z
```

Typical examples are darwin-i386 for Macs, and linux-x86_64 for 64-bit linux. HDL targets typically start with a chip-substrate designator and are followed by a package and speed designator (typical Xilinx “part-package-speed” designation).

Thus if all subdirectories containing workers should indeed be built, and all build targets are the default, then the single “include” line above is sufficient to build a component library. Thus creating a new component library “mycl” can be accomplished by the script:

```
mkdir mycl
echo 'include $(OCPI_DIR)/lib.mk' > mycl/Makefile
```

3.4 An Example Component Library

Here is a file hierarchy of a component library “mycl” with a “search” component with RCC and HDL implementations, and a “transform” component with only an XM (X-midas fortran) implementation (before any compilation):

```

mycl/Makefile
  /search_spec.xml
  /search.rcc/Makefile
    /search.xml
    /search.c      (RCC C source file)
  /search.hdl/Makefile
    /search.xml
    /search.v      (HDL verilog source file)
  /transform_spec.xml
  /transform.xm/Makefile
    /transform.xml
    /transform.f

```

3.5 Library Exports

When a component library is built, all the workers are compiled and the binary “artifact” files (the final result of the worker building process) are created. Different authoring models have many intermediate code and metadata files during the build process, but only a subset of these are required and essential for an application to **use** the component. Thus the build process creates an “export” directory to be used by application developers. The export subdirectory is thus the external view of the (built) library that could be sent to someone needing to use the library, but not to build or modify it.


The export subdirectory (called “lib”), is actually a hierarchy filled with symbolic links to the actual files as built by the component implementations in the library. To export it one might do:

```
tar czfLs ../mycl.tgz /lib/mycl lib
```

This would create a gzip-compressed tar file of the export tree, with symbolic links followed (taking the actual files rather than the links), and changing the top directory in the tar file to be “mycl” rather than “lib”. Such a file could be expanded in place and referenced by applications

4 ocpigen: the OpenCPI tool for code and metadata generation

The ocpigen tool is a simple command line tool for implementing certain parts of the OpenCPI component development process. Below is a diagram depicting how ocpigen takes the XML description files (defined in detail in the [AMR]) and generates various files to support the creating of workers (component implementations):



ocpigen Role in Worker Development Process

4.1 Outputs from ocpigen

During the component implementation process, *for all authoring models*, ocpigen takes as input the XML description files, and generates these outputs:

Instantiation Header File: this read-only file is what is required for instantiating the worker in the container (or sometimes in test harnesses). It is required for some authoring models (e.g. HDL Verilog empty module or VHDL component) and not for others (e.g. RCC). It is sometimes also used in compiling the implementation (e.g. HDL Verilog, but not VHDL). It contains what containers require to instantiate and no more.

Implementation Header File: this read-only file is the basis for compiling the worker implementation source code, and has definitions beyond what is available from the Instantiation Header File, including various convenience definitions generated from the XML description files. It is required for compiling the worker, is not expected to be modified by the implementer, and contains as much conveniently generated definitions as possible to minimize redundant and error prone efforts in the source code. Whenever possible, definitions, declarations, macros, etc. are defined here to minimize the lines of code in the Implementation Skeleton file (below), since that is edited by hand and any definitions are subject to hand editing mistakes and merge issues.

Implementation Skeleton File: this generated file is expected to be edited and contains a “skeleton” of the implementation, based on the XML description files.

It is compilable as it, and is generally “functional” in most authoring models, meaning that it can be compiled and included in real applications, but will not do anything interesting or useful. This is generally helpful to test the integration into applications before the implementation skeleton is “fleshed out” with real functional code (a.k.a. “business logic”). The ocpigen tool, for each authoring model, tries to put as much code into the implementation header file as possible since it is read-only and thus can be easily overwritten/regenerated by the tool. This minimizes the problems and challenges associated with changes in the XML description files (like adding a configuration property to an OCS), since the regenerated code will usually not invalidate the skeleton file (which has been edited by hand). In such cases any changes in the generated skeleton code (which are rare), can easily be compared against previously skeletons.

4.2 How ocpigen is used

The makefile scripts included in the CDK normally run ocpigen in the appropriate way with the appropriate options, but to run ocpigen as a command line tool separate from the CDK makefile scripts, the syntax is:

```
ocpigen [options] owd.xml
```

The owd.xml file is the worker description XML file, which contains or refers to an OCS (OpenCPI Component Specification) file. The options specify what output to produce as well as other options. All options are single letter flags following a hyphen. When options require a filename or other string, they follow as separate arguments, not directly following the flag “letter”.

The options that tell ocpigen what output to produce are:

- d** Produce the *instantiation header file* (the “defs” file), which will have the same name as the OWD with the suffix “_defs” followed by an appropriate file name extension for included files of the authoring model (e.g. “.h” for C code, “.v” for verilog code etc.)
- i** Produce the *implementation header file* (the “impl” file), which will have the same name as the OWD with the suffix “_impl” followed by an appropriate file name extension for included files of the authoring model.
- s** Produce the implementation skeleton file (the “skel” file), which will have the same name as the OWD with the suffix “_skel” followed by an appropriate file name extension for the source code of the authoring model.
- A** Produce the runtime metadata (“artifact XML” file), which will have the same name as the OWD with the suffix “_art.xml”.

Any number of these options can be used together and all the requested files will be generated. The other options which control ocpigen are:

-**D outDir**

Specify the directory where the generated files are placed, rather than in the current working directory where ocpigen is being run.

-**I includeDir**

Add a directory to search when finding XML files that are referenced from any

XML input files (or files they reference). This option is commonly used to specify the location of “spec” files when processing OWD files, since they typically do not (and should not) be absolute or relative pathnames. Similar to the same gcc option.

-M *dependencyFile*

Specify a file to be processed by “make” in which to put any dependencies discovered (via xi:include in XML files) or generated (when output files depend on input files). Such files are then referenced from Makefiles (allowing them not to exist so that the first time the Makefile is used it does not generate an error).

Finally, several options are special operations for the HDL certain authoring model. These are:

-l *libraryName*

Specify a library for VHDL “defs” files that indicates where the entity declaration should be placed.

-H *containerDescriptionFile*

Specify the name of an XML file that describes the (fixed) container interfaces when generating HDL artifact files. I.e. this option is required when the “-A” options is used for HDL workers. The contents of this file are defined in the [HDLAMR].


- b** Generate a BSV (Bluespec System Verilog) declaration corresponding to an underlying Verilog worker. This is used when integrating HDL workers written in Verilog into a container written in BSV. The output filename will have a “I_” prefix and a “.bsv” file extension.
- w** Generate a cross-language “wrapper” file for the “defs” file. If the worker implementation language is Verilog, the wrapper file is VHDL and vice versa.
- a** Generate the “assembly” file, given an input XML file that specifies an HDLAssembly rather than an HDLImplementation. Thus the input is not really a worker description (OWD), but rather a composition of workers that represent a static configuration inside an FPGA design. The output is a Verilog file that instantiates the workers in the assembly, interconnects them (with required adaptations/tie-offset etc.), and creates the higher level “application” module that will be used to build a complete FPGA design bitstream.

5 ocpisca: the OpenCPI tool for integration with SCA XML files

The ocpisca tool is a simple command line tool for integrating the OpenCPI component development process with an SCA development process that involves creating SCA metadata, known as Software Package Descriptor (SPD) files, either from modeling tools or by hand. This tool then uses those SCA SPD files (and others that the SPD refers to), as input to create the OpenCPI XML metadata files that are common across OpenCPI authoring models. This tool is only used when using SCA metadata (from tools or hand-created), rather than the native OpenCPI metadata.

In addition to this SCA-to-OpenCPI metadata transformation, the tool can also update (or “back annotate”) the SCA SPD files with implementation-specific information (which is necessary because in the SCA, there is no separate file for each implementation, but only an XML subelement in the SPD files which contains information that is generated by the build and test process).

Below is a diagram depicting how ocpisca takes the SCA XML description files and generates the OpenCPI “spec” and “implementation” files.



ocpisca Role in Worker Development Process when SCA XML is available

5.1 Outputs from ocpisca

The ocpisca tool creates the standard OpenCPI OCS and OWD files. In general the OCS will not have to be touched after being generated (unless the SCA inputs change). However, it is likely that the OWD will change to add more implementation information that is unavailable in SCA XML files.

The property and protocol aspects of the OCS and OWD are generated inline in those files rather than being placed in separate files.

5.2 How ocpisca is used

The makefile scripts included in the CDK normally run ocpisca in the appropriate way with the appropriate options, but to run ocpisca as a command line tool separate from the CDK makefile scripts, the syntax is:

```
ocpisca [options] spdfile [idl-options] idl-files
```

The *spdfile* is the SCA Software Package Descriptor (SPD) file, containing the “softpkg” element as the top-level element in the file. This file should reference an SCA Software Component Descriptor (SCD) file. The ocpisca tool uses the first implementation found in the SPD file as its target implementation (this can be overridden by an option). Thus the tool processes the SPD file, the SCD file (referenced from the SPD file), along with potentially three different SCA Property Descriptor (PRF) files:

- The PRF referenced from the SCD file
- The PRF referenced from the SPD file under a top level “propertyfile” element.
- The PRF referenced from a “propertyfile” element inside the selected “implementation” element.

The first two property files contribute configuration properties to the OCS (the “spec” file), while the third (implementation PRF) file contributes configuration properties to the OWD (the “impl” file).

The *idl-files* are IDL files that define the interfaces referenced by the “repid” attributes (interface repository IDs) for ports defined in the SCA SCD. These are necessary to generate the appropriate “protocol” or “protocolsummary” elements in the OCS. The *idl-options* are options used when processing IDL files normally passed to an IDL compiler, such as “-D” options to control the C preprocessor used while processing IDL files.

The ocpisca *options* listed before the SCA SPD file argument are:

--name=name

Specify the implementation’s name in the OWD XML contents. Since the SPD has no name attribute for an implementation, there is no default from the implementation element in the SPD. The default for this name is the name attribute of the SPD itself. Note that this implementation name, which appears in generated source code, should generally be unique within a authoring mode, but, e.g., the implementation name for an RCC implementation and an HDL implementation can certainly be the same, and be the same as the name in the OCS (spec file XML).

--implementation=id

This id value is used to identify which implementation in the SPD is the basis for the generated OWD. Since each SCA implementation id must be a DCE UUID string, these ids are cumbersome. The default is the first implementation in the SPD file. If this id is simply a decimal number, then it is the index (0 origin) of the implementation in the file. Thus the default value for this option is in face “0”.

--specFile=file

This option specifies the name of the file (without directory or extension) used for the OCS produced by the tool. The “_spec.xml” is always applied as a suffix.

The default value is the name (without directory or extension) of the SPD file itself — with the “_spec.xml” suffix.

--implFile=file

This option specifies the name of the file (without directory or extension) used for the OWD produced by the tool. The “.xml” suffix is always applied. The default value is the name (without directory or extension) of the SPD file itself — with the “.xml” suffix.

--specDIR=file

This option specifies the directory in which the spec file (OCS) is placed.

--implDir=file

This option specifies the directory in which the impl file (OWD) is placed.

--verbose

This option causes the tool to produce informational messages on its standard output.

6 HDL Model Primitive and Application scripts

While building typical software workers consists of compiling and linking workers into dynamically loadable modules used at the time applications are run, the HDL model (and typical practice in HDL/FPGA development) involves a few more steps. Two of those steps are supported by additional scripts:

- building HDL primitives used as submodules to build workers
- building HDL “local applications”: the part (sub-set) of the overall heterogeneous OpenCPI application that will in fact be executed on a single FPGA.

The first items (primitives) are built *before* building HDL workers, and the second (local applications) are built *after* building HDL workers (but before building final FPGA bitstreams).

6.1 Building HDL Primitives

HDL primitives are organized into libraries of smaller units of modularity than workers (which are built in OpenCPI component libraries). HDL primitive libraries are essentially either a precompiled group of source files, or a prebuilt/presynthesized core, either something generated by other tools (i.e. Xilinx CoreGen), or a core for which source code is unavailable (a 3rd party core in edif or ngc format). In both cases the exported/installed library that results from building a primitive is something that can be referenced by worker designs simply by including the following lines in the HDL worker makefile:

```
Libraries+=$(OCPI_DIR)/lib/hdl/ocpi
```

So, if the worker source code instantiates a module from the primitive library, no further action need be taken other than including the line above in the HDL worker’s makefile. In particular, no other “black box” module need be created or referenced by the worker. The CDK itself includes several primitive libraries, some only have source code, and others have prebuilt cores.

6.1.1 Building primitive libraries from source

To create the HDL primitive library from source code, simply create a directory containing the source files to be precompiled, and include a “Makefile” that includes these lines:

```
OCPI_DIR=../../ocpi
include $(OCPI_DIR)/include/hdl/hdl-lib.mk
```

The first line is only necessary if the OCPI_DIR variable indicating the location of the CDK installation is not set in the environment or on the command line to “make”. With the “Makefile” above, just typing “make”, will create the primitive library, and typing “make install” will copy the appropriate resulting files to the location indicated by the make variable “InstallDir”. The default value of “InstallDir” for the primitive library is under the CDK itself, under “hdl/lib/<prim>”, where “<prim>” is the name (without parent directories) of the directory in which the primitive library is being built.

So if the primitive library is in a directory called “/home/me/myprimlibs/myutils”, then the default installation directory would be “\$(OCPI_DIR)/hdl/lib/myutils”.

A primitive library from source code is automatically built for a variety of targets such that any concrete target (part-package-speed) that a *worker* is built for, will use appropriate files resulting from the build of the primitive libraries.

6.1.2 Building primitive libraries for prebuilt/presynthesized cores

Making a prebuilt/presynthesized core available for use by workers is similar to creating a primitive library from source, except that the make file contains the lines:

```
OCPI_DIR=../../ocpi
include $(OCPI_DIR)/include/hdl/hdl-core.mk
```

The difference is that, in addition to source files that are just precompiled for use by workers, the code is also synthesized for specific targets and made available for building workers as a prebuilt/presynthesized code. The files used to build the core can be a mix of source and prebuilt files. Such a primitive may have no source code at all (except the black-box module definition), in this case the makefile would look like this:

```
OCPI_DIR=../../ocpi
CoreBlackBoxFile=$(Core)_bb.v
Targets=xc5vsx95t-2-ff1136 xc5vlx50t-ff1136-1
DontBuildCores=yes # suppress normal rules to build from source files
include $(OCPI_DIR)/include/hdl/hdl-core.mk
```

In this case the scripts simply expect the core files to already exist, with the name <core>-<target>.ngc, with only the black-box file in source form. If the variable DontBuildCores is not set, then the scripts create new core files from the mix of source files and core files (edif/ngc) found in the directory. In this case the non-source files are presumed to be target-specific.

6.2 Build HDL local applications

An HDL “local application” is simply the subset of a heterogeneous OpenCPI application that will execute on one FPGA, and thus is the part of the OpenCPI application that will ultimately be put into an FPGA bitstream. This section describes how to define and build (synthesize) these modules. Such modules require additional steps in order to create a bitstream, but represent the automated assembly of application workers into a single module, at a level of the design hierarchy that is appropriate for pre-building and/or standalone simulation. The automation (using the ocpigen tool described above) involved in creating these local application modules performs the following functions:

- Instance the workers in the local application
- Connect the workers’ ports within the local application, checking for interoperability
- Insert appropriate tie-offs and interoperability adaptations based on the WIP profile attributes associated with worker ports in the HDL OWD for each instanced worker.
- Create a single “outer” module that represents the group of connected workers, and surfaces signals (essentially as a “super worker”) external to the local application module.

6.2.1 The HdlAssembly file that describes the local application

The local application is described in an XML file containing an HdlAssembly top-level element, which contains **worker instances** and **connections**.

The worker instances (“instance” subelements of the HdlAssembly) simply reference HDL workers in a component library, and assign names to each instance. The “worker” attribute is the worker’s OWD (without directory), and the “name” attribute is the instance name.

The connections (“connection” subelements of the HdlAssembly) define connections among worker data interfaces, as well as connections from workers’ data interfaces to the exterior of the local application. “Attach” subelements of the “connection” element indicate data interfaces of worker instances, with the “instance” attribute identifying the worker instance, and the “interface” attribute indicating the name of the worker’s data interface. For connections that run to the exterior of the local application (to be ultimately connected to some I/O device or interconnect), the “name” attribute of the connection specifies the externalized data interface of the local application, and the “external” attribute indicates the role (producer or consumer) of the external data interface. Below is a diagram of a simple local application, and the corresponding HdlAssembly XML file. The application as a “switch” worker that accepts data either from its “in0” or “in1” interface, and sends the data to its “out” interface. The “delay” worker sends data from “in” to “out” implementing a delay-line function that requires attaching memory to it. The “split” worker takes data from its “in” interface and replicates it to both its “out0” interface as well as its “out1” interface. The local application has 4 external ports (ADC, SWIN, SWOUT, DAC), as well as a requirement of attached memory (to satisfy the memory requirements of “delay0”).




Figure 4: Example Local Application

Given that these three workers are already in a component library, the XML description of the above is below. Note that one of the workers (delay) in fact requires memory and thus would have a WMemI interface declared in its OWD, but this is not mentioned in the HdlAssembly below since no additional information needs to be provided: the local application will indeed have a similar requirement and interface.

```

<HdlAssembly>
  <Instance Worker="delay.xml" Name="delay0" />
  <Instance Worker="switch.xml" Name="switch0" />
  <Instance Worker="split.xml" Name="split1" />
  <Connection Name="ADC" External="consumer">
    <Attach Instance="switch0" Interface="in0" />
  </Connection>
  <Connection>
    <Attach Instance="switch0" Interface="out" />
    <Attach Instance="delay0" Interface="in" />
  </Connection>
  <Connection>
    <Attach Instance="delay" Interface="out" />
    <Attach Instance="split0" Interface="in" />
  </Connection>
  <Connection Name="DAC" External="producer">
    <Attach Instance="split0" Interface="out0" />
  </Connection>
  <Connection Name="SWIN" External="consumer">
    <Attach Instance="switch0" Interface="in1" />
  </Connection>
  <Connection Name="SWOUT" External="producer">
    <Attach Instance="split0" Interface="out1" />
  </Connection>
</HdlAssembly>

```

Figure 5: HdlAssembly for the example local application

6.2.2 The Makefile for building a local application

Local applications are built in their own directory, where the name of the application defaults from the name of the directory, and the contents of the local application is described in the HdlAssembly XML file described above. The default name for the XML file is simply the name of the local application, with the “.xml” file extension. In addition to this description file, the Makefile must indicate which component libraries should be used to find the workers mentioned in the HdlAssembly file. A Makefile for the above application might be:

```

OCPI_DIR=../../../../../ocpi
# Which component libraries should be referenced to build this app?
Ocpilibraries=../../../../../components
Target=xc5vsx95t-2-ff1136
include $(OCPI_DIR)/include/hdl/hdl-app.mk

```

In this case the application will be based on the indicated library, and the automatically generated local application Verilog module will be synthesized for the indicated target (part).

6.2.3 Creating the bitstream for the local application

Although the rest of the bitstream development process is not yet automated, it is based on the OpenCPI on-chip HDL architecture shown in the diagram below:




Figure 6: OpenCPI HDL on-chip architecture

The process of creating the bitstream based on the local application consists of these steps (assuming the particular chip and I/O devices are already supported by the OpenCPI infrastructure and device workers):

- Configure the “FTop-prime” (FTop’) module to include only the device workers needed by the application, to avoid wasting resources by including device workers for all devices attached to the FPGA. (This will be automated in a future release).
- Create the “container” (CTop) module that instances the local application and adapts and connects its external interfaces to the OpenCPI infrastructure modules and device workers (including clocks, memories, etc.). (This will be automated in a future release).
- Synthesize the top-level design (FTop).

6.2.4 Preparing the OpenCPI runtime metadata for the bitstream

When OpenCPI runs an application that includes HDL workers and thus includes an HDL local application bitstream, it requires a small runtime metadata file that tells it what the bitstream contains (which workers etc.). This file is automatically generated as part of the same process that synthesizes the local application. Such a file is generally required by all authoring models (i.e. a runtime XML file attached to the binary output file that results from building workers).

The generation of the runtime metadata requires (until further automation is accomplished), an additional small “container description” XML that provides more

information about the currently manual process of creating the bitstream. This file specifies two things that describe how the container layer in the architecture (CTop) is manually configured for the bitstream:

- The connections between the external data interfaces of the local application and either device workers or system interconnect workers.
- The assignment of control plane indices to all workers in the bitstream.

The format of the HdlContainer file is similar to the HdlAssembly file, but is essentially a mirror image. It defines an assembly of the things on the outside of the application rather than on the inside. It also adds an “index” attribute to all instances, both inside and outside the application. “Instance” elements with no “worker” attribute are simply references to instances inside the application. An example of this “HdlContainer” XML file is here:

```
<HdlContainer>
  <Instance Worker="adc.xml" Index="10" IO="adc" />
  <Instance Worker="dac.xml" Index="11" IO="dac" />
  <Instance Worker="dp.xml" Index="13" Interconnect="pcie" />
  <Instance Worker="dp.xml" Index="14" Interconnect="pcie" />
  <Instance Worker="dram.xml" Index="12" />
  <Instance Name="sma0" Index="2" />
  <Instance Name="delay" Index="3" />
  <Instance Name="sma1" Index="4" />
  <Connection Name="adc" External="producer">
    <Attach Instance="adc" Interface="out" />
  </Connection>
  <Connection Name="dac" External="consumer">
    <Attach Instance="dac" Interface="in" />
  </Connection>
  <Connection Name="FC" External="producer">
    <Attach Instance="dp0" Interface="wmi" />
  </Connection>
  <Connection Name="FP" External="consumer">
    <Attach Instance="dp1" Interface="wmi" />
  </Connection>
</HdlContainer>
```

Thus this container description connects the local application's:

- “adc” external interface to the actual “adc” worker
- “dac” external interface to the actual “dac” worker
- “FC” external interface to the first of two dataplane units
- “FP” external interface to the second of two dataplane units

It also assigns control plane indices to all workers. Until the generation of the container is fully automated, the control plane indices must be manually consistent with the container source code.

The runtime XML is generated when the “Containers” variable is set in the local application Makefile. Each name in the Containers variable indicates a different container for the same application (i.e. a different deployment of the application onto an

FPGA platform). For each *cname* in the list, a HdlContainer file is expected with that name (with an .xml suffix: *cname.xml*), and an “artifact” xml will be generated for the combination of the local application and that container description file, with the name: *cname_art.xml*. These files can then be attached (manually for now) to the end of the bitstream files using the command:

```
addmeta art.xml bitstream
```

The first argument to this command is the runtime (artifact) xml file generated as above from the container and local application files, and the second argument is the artifact file itself (the compiled binary file, in this case an FPGA bitstream file).