

# DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING ST JOSEPH ENGINEERING COLLEGE

MANGALURU-575028

# **Assignment-1**

# **Simulation Assignment**

Course Title	:	Digital System Design using Verilog		
Laboratory Code	:	18EC644		
Semester	:	VI		
Student Name	:	Aaron Dsouza		
USN	:	4SO20EC003		
Section	:	A		
Submitted to	:	Ms. Aswathi T		
Submitted on	:	3-06-2023		

- 1) Develop a Verilog model for a circuit that implements the following Boolean expressions:
- a)  $A+BC+\overline{B}D$
- b)  $\overline{B}C + B\overline{C} + \overline{D}$
- a) A+BC+BD

# **Solution:**

# > Design code:


```
module example_1 (y,a,b,c,d);
output y;
input a,b,c,d;
assign y=a|(b&c)|(~b&d);
endmodule
```

#### > Test-bench code:

```
module example 1 tb ();
reg a,b,c,d;
wire y;
example_1 u0 (y,a,b,c,d);
initial
begin
monitor("a = \%b, b = \%b, c = \%b, d = \%b, y = \%b", a, b, c, d, y);
  a=0; b=0; c=0; d=0;
#5 a=0;b=0;c=0;d=1;
#5 a=0;b=0;c=1;d=0;
#5 a=0;b=0;c=1;d=1;
#5 a=0;b=1;c=0;d=0;
#5 a=0;b=1;c=0;d=1;
#5 a=0;b=1;c=1;d=0;
#5 a=0;b=1;c=1;d=1;
#5 a=1;b=0;c=0;d=0;
#5 a=1;b=0;c=0;d=1;
#5 a=1;b=0;c=1;d=0;
#5 a=1;b=0;c=1;d=1;
#5 a=1;b=1;c=0;d=0;
#5 a=1;b=1;c=0;d=1;
#5 a=1;b=1;c=1;d=0;
#5 a=1;b=1;c=1;d=1;
```

#5 \$finish; end endmodule

#### **Output:**



# Verification:

```
[2023-05-27 00:30:41 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
a = 0, b = 0, c = 0, d = 0, y = 0
a = 0, b = 0, c = 0, d = 1, y = 1
a = 0, b = 0, c = 1, d = 0, y = 0
a = 0, b = 0, c = 1, d = 1, y = 1
a = 0, b = 1, c = 0, d = 0, y = 0
a = 0, b = 1, c = 0, d = 1, y = 0
a = 0, b = 1, c = 1, d = 0, y = 1
a = 0, b = 1, c = 1, d = 1, y = 1
a = 1, b = 0, c = 0, d = 0, y = 1
a = 1, b = 0, c = 0, d = 1, y = 1
a = 1, b = 0, c = 1, d = 0, y = 1
a = 1, b = 0, c = 1, d = 1, y = 1
a = 1, b = 1, c = 0, d = 0, y = 1
a = 1, b = 1, c = 0, d = 1, y = 1
a = 1, b = 1, c = 1, d = 0, y = 1
a = 1, b = 1, c = 1, d = 1, y = 1
```

# b) $\overline{B}C + B\overline{C} + \overline{D}$

# **Solution:**

# **Design code:**


```
module example_1 (y,a,b,c,d);
output y;
input a,b,c,d;
assign y=(~b&c)|(b&~c)|(~d);
endmodule
```

#### **Test-bench code:**

```
module example_1_tb ();
reg a,b,c,d;
wire y;
example 1 \text{ u0 (y,a,b,c,d)};
initial
begin
$monitor ("a = \%b, b = \%b, c = \%b, d = \%b, y = \%b", a, b, c, d, y);
   a=0; b=0; c=0;d=0;
#5 a=0;b=0;c=0;d=1;
#5 a=0;b=0;c=1;d=0;
#5 a=0;b=0;c=1;d=1;
#5 a=0;b=1;c=0;d=0;
#5 a=0;b=1;c=0;d=1;
#5 a=0;b=1;c=1;d=0;
#5 a=0;b=1;c=1;d=1;
#5 a=1;b=0;c=0;d=0;
#5 a=1;b=0;c=0;d=1;
#5 a=1;b=0;c=1;d=0;
#5 a=1;b=0;c=1;d=1;
#5 a=1;b=1;c=0;d=0;
#5 a=1;b=1;c=0;d=1;
#5 a=1;b=1;c=1;d=0;
#5 a=1;b=1;c=1;d=1;
#5 $finish;
end
endmodule
```

AARON DSOUZA 4SO20EC003


# **Output:**



#### **Verification:**

```
[2023-05-27 00:37:21 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
a = 0, b = 0, c = 0, d = 0, y = 1
a = 0, b = 0, c = 0, d = 1, y = 0
a = 0, b = 0, c = 1, d = 0, y = 1
a = 0, b = 0, c = 1, d = 1, y = 1
a = 0, b = 1, c = 0, d = 0, y = 1
a = 0, b = 1, c = 0, d = 1, y = 1
a = 0, b = 1, c = 1, d = 0, y = 1
a = 0, b = 1, c = 1, d = 1, y = 0
a = 1, b = 0, c = 0, d = 0, y = 1
a = 1, b = 0, c = 0, d = 1, y = 0
a = 1, b = 0, c = 1, d = 0, y = 1
a = 1, b = 0, c = 1, d = 1, y = 1
a = 1, b = 1, c = 0, d = 0, y = 1
a = 1, b = 1, c = 0, d = 1, y = 1
a = 1, b = 1, c = 1, d = 0, y = 1
a = 1, b = 1, c = 1, d = 1, y = 0
```

2) Develop a Verilog model for the given combinational circuit that implements the three Boolean equations, representing part of the



# **Solution:**

#### **Design code:**

```
module indicator
(heater_on,cooler_on,fan_on,manual_heat,temp_low,auto_temp,temp_high,manual_co
ol,manual_fan);
output heater_on,cooler_on,fan_on;
input manual_heat,temp_low,auto_temp,temp_high,manual_cool,manual_fan;
wire w1,w2;
and a1(w1,temp_low,auto_temp);
and a2(w2,auto_temp,temp_high);
or o1(heater_on,manual_heat,w1);
or o2(cooler_on,manual_cool,w2);
or o3(fan_on,cooler_on,heater_on);
endmodule
```


# **Test-bench code:**

```
$monitor ("Output Signals: heater on=%b, cooler on=%b, fan on=%b",heater on,
cooler on, fan on);
manual heat = 0; temp low = 0; auto temp = 0; temp high = 0; manual cool = 0;
manual fan = 0;
  #10:
manual heat = 1; temp low = 1; auto temp = 0; temp high = 0; manual cool = 0;
manual fan = 0;
  #10;
manual heat = 0; temp low = 0; auto temp = 1; temp high = 0; manual cool = 0;
manual fan = 0;
  #10:
manual heat = 0; temp low = 0; auto temp = 1; temp high = 1; manual cool = 0;
manual fan = 0;
  #10:
manual heat = 0; temp low = 0; auto temp = 1; temp high = 1; manual cool = 1;
manual fan = 0;
  #10;
manual heat = 0; temp low = 0; auto temp = 1; temp high = 1; manual cool = 1;
manual fan = 1;
  #10:
$finish;
end
endmodule
```

# **Output:**

```
Input Values: manual_heat=x, temp_low=x, auto_temp=x, temp_high=x, manual
_cool=x, manual_fan=x
Output Signals: heater_on=0, cooler_on=0, fan_on=0
Output Signals: heater_on=1, cooler_on=0, fan_on=1
Output Signals: heater_on=0, cooler_on=0, fan_on=0
Output Signals: heater_on=0, cooler_on=1, fan_on=1
```

# **Output Waveform:**



- 3) Develop a Verilog model for the following:
- a) 3 to 8-line Decoder
- b) 8 to 3-line Priority Encoder

# a.)3 to 8-line Decoder:

#### **Solution:**

# **Design Code:**


```
module encoder 8 3(a,y);
output reg [2:0]a;
input [7:0]y;
always(a)(y)
begin
case(y)
8'b00000001:a=3'b000;
8'b00000010:a=3'b001;
8'b00000100:a=3'b010;
8'b00001000:a=3'b011;
8'b00010000:a=3'b100;
8'b00100000:a=3'b101;
8'b01000000:a=3'b110;
8'b10000000:a=3'b111;
default:$display ("ERROR");
endcase
end
endmodule
```

#### **Test-bench Code:**

```
module encoder_tb();
reg[7:0]y;
wire[2:0]a;
encoder_8_3 u0(a,y);
initial
begin
y=8'b00000001;
#5 y=8'b00000010;
#5 y=8'b00001000;
#5 y=8'b00010000;
#5 y=8'b00100000;
#5 y=8'b01000000;
```

```
#5 y=8'b10000000;
#5 $finish;
end
endmodule
```

# **Output:**



# b) 8 to 3-line Priority Encoder:

#### **Solution:**

# **Design Code:**


```
module encoder_8_3(a,y);
output reg [2:0]a;
input [7:0]y;
always@(y)
begin
casex(y)
8'b00000001:a=3'b000;
8'b000001x:a=3'b001;
8'b00001xx:a=3'b010;
8'b00001xxx:a=3'b101;
8'b001xxxx:a=3'b110;
8'b01xxxxxx:a=3'b111;
```

```
default:$display ("ERROR");
endcase
end
endmodule
```

#### **Test-bench Code:**

```
module encoder_tb();
reg[7:0]y;
wire[2:0]a;
encoder_8_3 u0(a,y);
initial begin
y=8'b00000001;
#5 y=8'b0000001x;
#5 y=8'b000001xx;
#5 y=8'b00001xxx;
#5 y=8'b0001xxxx;
#5 y=8'b001xxxxx;
#5 y=8'b01xxxxxx;
#5 y=8'b1xxxxxxx;
#5 $finish;
end
endmodule
```

# **Output:**



**4)** Implement the given Boolean expression using 4:1 MUX and develop a Verilog model the designed MUX.

$$Y=\sum m (0,2,6,9,11,13)$$


# **Solution:**

Binary	Input	Input	Input	Input	Output
Numbers:	A	В	C	D	Y
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	0	1
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	0
8	1	0	0	0	0
9	1	0	0	1	1
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	0
15	1	1	1	1	0

# **Simplification:**

	10	I1	12	13
00	0	4	8	12
01	1	5	9	13
10	2	6	10	14
11	3	7	11	15

$$>$$
 I3 =  $\frac{\text{C'D}}{\text{D}}$ 



# **Design Code:**

```
module mux4_1(y, sel,d,c);
input d, c;
input [1:0] sel;
output y;
reg y;
wire in_0, in_1, in_2, in_3;
assign in_0 = \simd;
assign in_1 = c & \simd;
assign in_2 = d;
assign in_3 = \simc & d;
always @*
```

```
begin
case (sel)
2'b00: y = in_0;
2'b01: y = in_1;
2'b10: y = in_2;
2'b11: y = in_3;
default: y = 1'bx;
endcase
end
endmodule
```

#### **Test-bench Code:**

```
module mux4 1 tb;
reg d, c;
reg [1:0] sel;
wire y;
mux4 \ 1 \ uut \ (.d(d),.c(c),.sel(sel),.y(y));
initial
begin
 d = 0;
 c = 0;
 sel = 2'b00;
 #10;
display(d = \%b, c = \%b, sel = \%b, y = \%b', d, c, sel, y);
 d = 0;
 c = 1;
 sel = 2'b01;
display("d = \%b, c = \%b, sel = \%b, y = \%b", d, c, sel, y);
 d = 1:
 c = 1;
 sel = 2'b10;
 #10;
display(d = \%b, c = \%b, sel = \%b, y = \%b', d, c, sel, y);
 d = 1;
 c = 0;
 sel = 2'b11;
 #10;
display("d = \%b, c = \%b, sel = \%b, y = \%b", d, c, sel, y);
$finish;
 end
endmodule
```

# **Output:**

```
testbench.sv +
                                                                                                                                                 design.sv 📳
   1 module mux4_l_tb;
2 read c
                                                                                                                                                       module mux4_1(y, sel,d,c);
input d, c;
input [1:0] sel;
output y;
          odule mux4_1_tb;
  reg d, c;
  reg [1:0] sel;
  wire y;
  mux4_1 uut (.d(d),.c(c),.sel(sel),.y(y));
  initial begin
   d = 0.
  5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
                                                                                                                                                           reg y;
          d = 0;
c = 0;
sel = 2'b00;
                                                                                                                                                          wire in_0, in_1, in_2, in_3; assign in_0 = \simd; assign in_1 = c & \simd; assign in_2 = d; assign in_3 = \simc & d;
           #10;
          #10;

$display("d = %b, c = %b, sel = %b, y = %b", d, c, sel, y);

d = 0;

c = 1;

sel = 2'b01;
                                                                                                                                                          always @* begin

case (sel)

2'b00: y = in_0;

2'b10: y = in_1;

2'b10: y = in_2;

2'b11: y = in_3;

default: y = 1'bx;
          sel = 2 b01;
#10;
$display("d = %b, c = %b, sel = %b, y = %b", d, c, sel, y);
d = 1;
c = 1;
           sel = 2'b10;
           #10;
                                                                                                                                                  20 endcas
21 end
22 endmodule
          #10;

$display("d = %b, c = %b, sel = %b, y = %b", d, c, sel, y);

d = 1;

c = 0;

sel = 2'b11;
                                                                                                                                                              endcase
          #10;

$display("d = %b, c = %b, sel = %b, y = %b", d, c, sel, y);
         $finish;
end
  29 endmodule
                Share

    Log

[2023-06-03 04:36:05 EDT] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
d = 0, c = 0, sel = 00, y = 1
d = 0, c = 1, sel = 01, y = 1
d = 1, c = 1, sel = 10, y = 1
d = 1, c = 0, sel = 11, y = 1
```

#### **Output Waveform:**

