




Alumno:	García González Aarón Antonio				
Grupo:	3CV2				
Unidad de Aprendizaje:	Arquitectura de computadoras				
Profesora:	Vega García Nayeli				
Practica #14:	Unidad de control				
Fecha:	Viernes 26 de Junio de 2020				

Implementar la unidad de control, por bloques, diseñada en clase.



Índice

1.	CÓD	IGO DE IMPLEMENTACIÓN	3
1	L.1.	Memoria de código de función	3
1	L.2.	MEMORIA DE CÓDIGO DE OPERACIÓN	4
1	l.3.	DECODIFICADOR	6
1	L.4.	Multiplexores	8
1	l.5.	Nivel	9
1	L.6.	CONDICIÓN	
1	L.7.	REGISTRO	
1	L.8.	UNIDAD DE CONTROL	
1	L.9.	ARQUITECTURA COMPLETA	14
2.	CÓD	IGO DE SIMULACIÓN	18
2	2.1.	Memoria de código de función	
2	2.2.	MEMORIA DE CÓDIGO DE OPERACIÓN	19
2	2.3.	DECODIFICADOR	21
2	2.4.	MULTIPLEXORES	23
2	2.5.	NIVEL	25
2	2.6.	CONDICIÓN	26
2	2.7.	REGISTRO	27
2	2.8.	UNIDAD DE CONTROL	29
2	2.9.	ARQUITECTURA COMPLETA	31
3.	SIMU	ULACIÓN	34
3	3.1.	Memoria de código de función	34
3	3.2.	Memoria de código de operación	34
3	3.3.	DECODIFICADOR	34
3	3.4.	Multiplexores	34
3	3.5.	Nivel	34
3	3.6.	Condición	35
3	3.7.	Registro	35
3	3.8.	UNIDAD DE CONTROL	
3	3.9.	Arquitectura completa	
	3.9.1	1. Estímulos de simulación	
	3.9.2	2. Salida de simulación	38
4.	DIAG	GRAMA RTL	40
_	l.1.	Memoria de código de función	40
4	1.2.	Memoria de código de operación	
2	1.3.	DECODIFICADOR	40
4	1.4.	MULTIPLEXORES	41
4	1.5.	NIVEL	
	1.6.	Condición	
	1.7.	REGISTRO	42
	1.8.	UNIDAD DE CONTROL	42
	1 0	ADOLHTECTURA COMPLETA	13

1. Código de implementación

1.1. Memoria de código de función

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
5.
6. entity MFunCode is
7.
        generic ( n : integer := 4 );
8.
        Port (
            codigo_funcion : in STD_LOGIC_VECTOR(n-1 downto 0);
9.
            microinstruccion_fcode : out STD_LOGIC_VECTOR (19 downto 0)
10.
11.
12. end MFunCode;
13.
14. architecture Behavioral of MFunCode is
15.
        -- Declaracion de microinstrucciones (Solo tipo R)
        -- SDMP UP DW WPC SR2 SWD SEXT SHE DIR WR SOP1 SOP2 ALUOP3 ALUOP2 ALUOP1 ALUOP0 SDMD WD SR LF
16.
17.
        constant R_ADD : STD_LOGIC_VECTOR (19 downto 0) := "0000010001000110011"; -- ADD 0
18.
        constant R_SUB : STD_LOGIC_VECTOR (19 downto 0) := "00000100010001110011"; -- SUB 1
19.
20.
        constant R_AND: STD_LOGIC_VECTOR (19 downto 0):= "00000100010000000011"; -- AND 2
21.
22.
       constant R_OR : STD_LOGIC_VECTOR (19 downto 0) := "000001000100010011"; -- OR 3
        constant R_XOR : STD_LOGIC_VECTOR (19 downto 0) := "0000010001000100011"; -- XOR 4
23.
24.
        constant R_NAND : STD_LOGIC_VECTOR (19 downto 0) :="0000010001011010011"; -- NAND 5
        constant R_NOR : STD_LOGIC_VECTOR (19 downto 0) := "000001000100011000011"; -- NOR 6
25.
        constant R_XNOR: STD_LOGIC_VECTOR (19 downto 0):="0000010001100011"; -- XNOR 7
26.
27.
        constant R_NOT : STD_LOGIC_VECTOR (19 downto 0) := "00000100010011010011"; -- NOT 8
28.
29.
        constant R SLL : STD LOGIC VECTOR (19 downto 0) := "000000011100000000000"; -- SLL 9
        constant R SRL : STD LOGIC VECTOR (19 downto 0) := "00000010100000000000"; -- SRL 10
30.
31.
        type memoria is array (0 to (2**n)-1) of std_logic_vector(19 downto 0);
32.
33.
34.
        constant funCode : memoria := (
35.
            R_ADD,
36.
            R_SUB,
            R_AND,
37.
38.
            R OR,
39.
            R_XOR
40.
            R NAND,
41.
            R_NOR,
            R_XNOR,
42.
43.
            R_NOT,
44.
            R_SLL,
45.
            R_SRL,
46.
            others => (others => '0')
47.
        );
48.
49.
        begin
50.
            microinstruccion fcode <= funCode(conv integer(codigo funcion));</pre>
51.
52. end Behavioral;
```

1.2. Memoria de código de operación

```
    library IEEE;

2. use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
5.
6. entity MOpCode is
        generic ( n : integer := 5 );
7.
        Port (
8.
            codigo_operacion : in STD_LOGIC_VECTOR(n-1 downto 0);
9.
10.
            microinstruccion : out STD_LOGIC_VECTOR (19 downto 0)
11.
12. end MOpCode;
13.
14. architecture Behavioral of MOpCode is
15.
        -- Declaracion de microinstrucciones (Todas menos tipo R)
        -- SDMP UP DW WPC SR2 SWD SEXT SHE DIR WR SOP1 SOP2 ALUOP3 ALUOP2 ALUOP1 ALUOP0 SDMD WD SR LF
16.
17.
        constant VERIFICACION: STD LOGIC VECTOR(19 downto 0):= "00001000000001110001"; -
18.
    - VERIFICACION 0
19.
        constant LI : STD_LOGIC_VECTOR(19 downto 0) := "0000000010000000000"; -- LI 1
        constant LWI : STD_LOGIC_VECTOR(19 downto 0) := "00001100010000001000"; -- LWI 2
20.
        constant SWI : STD_LOGIC_VECTOR(19 downto 0) := "0000100000000001100"; -- SWI 3
21.
22.
        constant SW : STD_LOGIC_VECTOR(19 downto 0) := "00001010000100110101"; -- SW 4
23.
        constant ADDI : STD LOGIC VECTOR(19 downto 0) := "0000010001100110011"; -- ADDI 5
24.
25.
        constant SUBI : STD LOGIC VECTOR(19 downto 0) := "0000010001011110011"; -- SUBI 6
26.
27.
        constant ANDI : STD LOGIC VECTOR(19 downto 0) := "00000100010100000011"; -- ANDI 7
28.
        constant ORI : STD_LOGIC_VECTOR(19 downto 0) := "00000100010100010011"; -- ORI 8
        constant XORI : STD LOGIC VECTOR(19 downto 0) := "000001000100100010"; -- XORI 9
29.
        constant NANDI : STD_LOGIC_VECTOR(19 downto 0) := "00000100010111010011"; -- NANDI 10 constant NORI : STD_LOGIC_VECTOR(19 downto 0) := "00000100010111000011"; -- NORI 11
30.
31.
        constant XNORI : STD_LOGIC_VECTOR(19 downto 0) := "000001000101100011"; -- XNORI 12
32.
33.
34.
        constant SALTO: STD LOGIC VECTOR(19 downto 0):= "10010000001100110011"; -- SALTO 13-18
35.
        constant B : STD LOGIC VECTOR(19 downto 0) := "00010000000000000000"; -- B 19
36.
37.
        constant CALL: STD LOGIC VECTOR(19 downto 0) := "0101000000000000000"; -- CALL 20
        constant RET : STD_LOGIC_VECTOR(19 downto 0) := "001000000000000000000"; -- RET 21
38.
        constant NOP: STD_LOGIC_VECTOR(19 downto 0) := "000000000000000000"; -- NOP 22
39.
40.
41.
        constant LW : STD LOGIC VECTOR(19 downto 0) := "00000110010100110001"; -- LW 23
42.
43.
        type memoria is array (0 to (2**n)-1) of std_logic_vector(19 downto 0);
44.
        constant opCode : memoria := (
45.
            VERIFICACION,
46.
            LI,
47.
            LWI,
48.
            SWI,
49.
            SW,
50.
            ADDI,
51.
            SUBI,
52.
            ANDI,
            ORI,
53.
54.
            XORI,
55.
            NANDI,
            NORI,
56.
57.
            XNORI,
            SALTO, -- BEQI
58.
59.
            SALTO, -- BNEI
            SALTO, -- BLTI
60.
61.
            SALTO, -- BLETI
```

```
SALTO, -- BGTI
SALTO, -- BGETI
62.
63.
64.
             CALL,
65.
66.
             RET,
             NOP,
67.
68.
             LW,
69.
             others => (others => '0')
70.
71.
72.
73.
         microinstruccion <= opCode(conv_integer(codigo_operacion));</pre>
74.
75.
76. end Behavioral;
```

1.3. Decodificador

```
    library IEEE;

    use IEEE.STD_LOGIC_1164.ALL;
2.
3.
4.
5.
    entity decodificador is
        Port (
6.
7.
            codigo_operacion : in STD_LOGIC_VECTOR(4 downto 0);
8.
            tipo_R : out STD_LOGIC;
            BEQI : out STD_LOGIC;
9.
10.
            BNEI : out STD_LOGIC;
11.
            BLTI : out STD_LOGIC;
            BLETI : out STD_LOGIC;
12.
            BGTI : out STD_LOGIC;
13.
14.
            BGETI : out STD_LOGIC
15.
        );
16. end decodificador;
17.
18. architecture Behavioral of decodificador is
19.
        begin
20.
21.
        process(codigo_operacion)
22.
            begin
23.
            if(codigo_operacion = "00000") then -- TIPO R
                tipo_R <= '1';
24.
25.
                BEQI <= '0';
26.
                BNEI <= '0';
                BLTI <= '0';
27.
                BLETI <= '0';
28.
                BGTI <= '0';
29.
                BGETI <= '0';
30.
31.
            elsif(codigo_operacion = "01101") then -- BEQI
32.
                tipo_R <= '0';
33.
34.
                BEQI <= '1';
35.
                BNEI <= '0';
36.
                BLTI <= '0';
                BLETI <= '0';
37.
                BGTI <= '0';
38.
                BGETI <= '0';
39.
40.
            elsif(codigo_operacion = "01110") then -- BNEI
41.
                tipo R <= '0';
42.
                BEQI <= '0';
                BNEI <= '1';
43.
44.
                BLTI <= '0';
                BLETI <= '0';
45.
46.
                BGTI <= '0';
47.
                BGETI <= '0';
            elsif(codigo_operacion = "01111") then -- BLTI
48.
                tipo_R <= '0';
49.
50.
                BEQI <= '0';
                BNEI <= '0';
51.
52.
                BLTI <= '1';
53.
                BLETI <= '0';
                BGTI <= '0';
54.
                BGETI <= '0';
55.
56.
            elsif(codigo_operacion = "10000") then -- BLTEI
57.
                tipo_R <= '0';
                BEQI <= '0';
58.
                BNEI <= '0';
59.
                BLTI <= '0';
60.
                BLETI <= '1';
61.
                BGTI <= '0';
62.
```

```
63.
                BGETI <= '0';
64.
            elsif(codigo_operacion = "10001") then -- BGTI
65.
                tipo_R <= '0';
66.
                BEQI <= '0';
67.
                BNEI <= '0';
68.
69.
                BLTI <= '0';
70.
                BLETI <= '0';
                BGTI <= '1';
BGETI <= '0';
71.
72.
73.
            elsif(codigo_operacion = "10010") then -- BGETI
74.
                tipo_R <= '0';
                BEQI <= '0';
75.
                BNEI <= '0';
76.
                BLTI <= '0';
77.
                BLETI <= '0';
78.
                BGTI <= '0';
79.
                BGETI <= '1';
80.
            else -- NO ES TIPO R NI SALTO CONDICIONAL
81.
82.
                tipo_R <= '0';
                BEQI <= '0';
83.
                BNEI <= '0';
84.
                BLTI <= '0';
85.
                BLETI <= '0';
86.
                BGTI <= '0';
87.
                BGETI <= '0';
88.
89.
            end if;
90.
        end process;
91.
92. end Behavioral;
```

1.4. Multiplexores

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4.
    entity mux5bits is
5.
        Port (
            codigo_op: in STD_LOGIC_VECTOR(4 downto 0);
6.
7.
            sdopc : in STD_LOGIC;
            salida : out STD_LOGIC_VECTOR(4 downto 0)
8.
9.
        );
10. end mux5bits;
11.
12. architecture Behavioral of mux5bits is
13.
        constant cero : STD_LOGIC_VECTOR(4 downto 0) := "00000";
14.
        begin
15.
            with sdopc select
16.
                salida <=
17.
                    codigo_op when '1',
18.
                    cero when others;
19.
20. end Behavioral;
```

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4.
   entity mux20bits is
        Port (
5.
            codigo_fu: in STD_LOGIC_VECTOR(19 downto 0);
6.
7.
            codigo_op: in STD_LOGIC_VECTOR(19 downto 0);
8.
            sm : in STD_LOGIC;
9.
            salida : out STD_LOGIC_VECTOR(19 downto 0)
10.
      );
11. end mux20bits;
12.
13. architecture Behavioral of mux20bits is
14. begin
15.
16.
       with sm select
17.
            salida <= codigo_op when '1',</pre>
18.
            codigo_fu when others;
19. end Behavioral;
```

1.5. Nivel

```
    library IEEE;

2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity nivel is
        Port ( clk : in STD_LOGIC;
5.
               clr : in STD_LOGIC;
6.
               na : out STD_LOGIC);
7.
end nivel;
9.
10. architecture Behavioral of nivel is
11.
        signal pclk, nclk : STD_LOGIC;
12.
        begin
13.
14.
        ALTO : process(clr, clk)
15.
            begin
            if(clr = '1') then
pclk <= '0';
16.
17.
18.
            elsif(rising_edge(clk)) then
19.
                pclk <= not pclk;</pre>
20.
            end if;
21.
        end process;
22.
23.
        BAJO: process(clr, clk)
24.
            begin
25.
            if(clr = '1') then
                nclk <= '0';
26.
27.
            elsif(falling_edge(clk)) then
28.
                nclk <= not nclk;</pre>
29.
            end if;
30.
        end process;
31.
32.
       na <= nclk xor pclk; -- LOGICA COMBINATORIA
33.
34. end Behavioral;
```

1.6. Condición

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4.
    entity condicion is
5.
        Port(
            banderas : in STD_LOGIC_VECTOR(3 downto 0);
6.
            EQ : out STD_LOGIC;
7.
            NE : out STD_LOGIC;
8.
9.
            LT : out STD_LOGIC;
10.
            LE : out STD_LOGIC;
11.
            GT : out STD_LOGIC;
12.
            GE : out STD_LOGIC
13.
        );
14. end condicion;
15.
16. architecture Behavioral of condicion is
17.
        -- BANDERAS 0 - C, 1 - Z, 2- N, 3 - OV
18.
        signal C, Z, N, OV : STD_LOGIC;
19.
20.
        begin
21.
22.
       -- fetch de banderas
        C <= banderas(0);</pre>
23.
       Z <= banderas(1);</pre>
24.
        N <= banderas(2);
25.
26.
       OV <= banderas(3);
27.
28.
       EQ <= Z;
        NE <= not Z;
29.
30.
        LT <= not C;
31.
        LE <= Z or (not C);
32.
        GT <= (not Z) and C;
        GE <= C;
33.
34.
35. end Behavioral;
```

1.7. Registro

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4.
    entity registro is
        Port (
5.
            banderas_entrada : in STD_LOGIC_VECTOR(3 downto 0);
6.
            lf : in STD_LOGIC;
7.
8.
            clk : in STD_LOGIC;
9.
            clr : in STD_LOGIC;
            banderas_salida : out STD_LOGIC_VECTOR(3 downto 0)
10.
11.
        );
12. end registro;
13.
14. architecture Behavioral of registro is
15.
        begin
16.
        process
17.
18.
            begin
19.
            if(clr = '1') then
20.
                banderas_salida <= "0000";</pre>
            elsif(falling_edge(clk)) then
21.
22.
                if(1f = '1')then
23.
                     banderas_salida <= banderas_entrada;</pre>
24.
                 end if;
25.
            end if;
26.
        end process;
27. end Behavioral;
```

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4.
   entity control is -- ASM
5.
        Port (
            TIPOR, BEQI, BNEI, BLTI, BLETI, BGTI, BGETI : in STD_LOGIC;
6.
7.
            EQ, NE, LT, LE, GT, GE : in STD_LOGIC;
8.
            clk, clr, NA: in STD LOGIC;
9.
            SDOPC, SM : out STD LOGIC
10.
       );
11. end control;
12.
13. architecture Behavioral of control is
        type estados is (A);
15.
        signal estado_actual, estado_siguiente : estados;
16.
17.
        begin
18.
        trnasicion : process(clr, clk)-- establece el cambio de estado actual a estado siguinete
19.
20.
            begin
21.
            if(clr = '1') then
                estado_actual <= A;</pre>
22.
23.
            elsif(rising edge(clk)) then
24.
                estado actual <= estado siguiente;</pre>
25.
            end if;
26.
        end process;
27.
        asm : process(TIPOR, BEQI, BNEI, BLTI, BLETI, BGTI, BGETI, NA, EQ, NE, LT, LE, GT, GE, NA, estado
28.
    _actual)
29.
            begin
            SM <= '0';
30.
            SDOPC <= '0';
31.
32.
            case estado_actual is
33.
                when A => estado_siguiente <= A;
34.
                if(TIPOR = '1') then
35.
                     SM <= '0'; -- No es necesaria por la inicializacion en 0's
36.
37.
                else
                    if (BEQI = '1') then
38.
                         if (NA = '1') then
39.
                             SM <= '1';
40.
41.
                         else
                             if (EQ = '1') then
42.
                                 SM <= '1';
43.
                                 SDOPC <= '1';
44.
45.
                             else
                                 SM <= '1';
46.
                             end if;
47.
48.
                        end if;
                     elsif (BNEI = '1') then
49.
                        if (NA = '1') then
50.
                             sm <= '1';
51.
52.
                         else
                             if (NE = '1') then
53.
                                 SDOPC <= '1';
54.
                                 SM <= '1';
55.
56.
                             else
                                 SM <= '1';
57.
                             end if;
58.
59.
                         end if;
```

```
60.
                     elsif (BLTI = '1') then
                         if (NA = '1') then
61.
62.
                             SM <= '1';
63.
                         else
64.
                             if (LT = '1') then
                                  SDOPC <= '1';
65.
66.
                                  SM <= '1';
67.
                             else
68.
                                  SM <= '1';
                             end if;
69.
70.
                         end if;
                     elsif (BLETI = '1') then
if (NA = '1') then
71.
72.
                             SM <= '1';
73.
74.
                         else
75.
                             if (LE = '1') then
                                 SDOPC <= '1';
76.
                                  sm <= '1';
77.
78.
                             else
79.
                                  SM <= '1';
                             end if;
80.
81.
                         end if;
                     elsif (BGTI = '1') then
82.
                         if (NA = '1') then
83.
                             SM <= '1';
84.
85.
                         else
86.
                             if (GT = '1') then
                                  SDOPC <= '1';
87.
                                  SM <= '1';
88.
89.
                             else
                                  SM <= '1';
90.
91.
                             end if;
                         end if;
92.
                     elsif (BGETI = '1') then
93.
                         if (NA = '1') then
94.
95.
                             SM <= '1';
96.
                         else
97.
                             if (GE = '1') then
                                 SDOPC <= '1';
98.
99.
                                  SM <= '1';
100.
                                     else
                                         SM <= '1';
101.
                                     end if;
102.
103.
                                 end if;
104.
                            else
                                 SDOPC <= '1';
105.
                                 SM <= '1';
106.
                            end if;
107.
                        end if;
108.
109.
                    end case;
110.
               end process;
111.
           end Behavioral;
112.
```

1.9. Arquitectura completa

```
1. library IEEE;
   use IEEE.STD_LOGIC_1164.ALL;
2.
3.
4.
   entity uniddad_control is
        Port (
5.
            funCode : in STD_LOGIC_VECTOR(3 downto 0);
6.
            opCode : in STD_LOGIC_VECTOR(4 downto 0);
7.
8.
            clk, clr, lf : in STD_LOGIC;
9.
            banderas : in STD_LOGIC_VECTOR(3 downto 0);
10.
            microInstruccion : out STD_LOGIC_VECTOR(19 downto 0)
11.
12. end uniddad_control;
13.
14. architecture Behavioral of uniddad control is
15.
16.
        -- memoria de codigo de funcion
17.
        component MFunCode is
            Port (
18.
19.
                codigo_funcion : in STD_LOGIC_VECTOR(3 downto 0);
20.
                microinstruccion_fcode : out STD_LOGIC_VECTOR (19 downto 0));
21.
        end component;
22.
23.
        -- memoria de codigo de operacion
24.
        component MOpCode is
            Port (
25.
                codigo_operacion : in STD_LOGIC_VECTOR(4 downto 0);
26.
27.
                microinstruccion : out STD_LOGIC_VECTOR (19 downto 0));
28.
        end component;
29.
30.
        -- condicion
31.
        component condicion is
            Port(
32.
                banderas : in STD_LOGIC_VECTOR(3 downto 0);
33.
                EQ, NE, LT, LE, GT, GE : out STD_LOGIC);
34.
35.
        end component;
36.
        -- control (ASM)
37.
38.
        component control is
39.
            Port (
                TIPOR, BEQI, BNEI, BLTI, BLETI, BGTI, BGETI: in STD_LOGIC;
40.
41.
                EQ, NE, LT, LE, GT, GE : in STD_LOGIC;
42.
                clk, clr, NA: in STD_LOGIC;
43.
                SDOPC, SM : out STD_LOGIC);
44.
        end component;
45.
        -- decodificador
46.
47.
        component decodificador is
48.
            Port (
49.
                codigo_operacion : in STD_LOGIC_VECTOR(4 downto 0);
                tipo R : out STD LOGIC;
50.
                BEQI ,BNEI , BLTI, BLETI, BGTI, BGETI : out STD_LOGIC);
51.
52.
        end component;
53.
54.
        -- multiplexor de 5 bits
55.
        component mux5bits is
56.
            Port (
57.
                codigo_op: in STD_LOGIC_VECTOR(4 downto 0);
58.
                sdopc : in STD LOGIC;
59.
                salida : out STD_LOGIC_VECTOR(4 downto 0));
60.
        end component;
61.
62.
        -- multiplexor de 20 bits
```

```
63.
        component mux20bits is
64.
            Port (
                codigo_fu: in STD_LOGIC_VECTOR(19 downto 0);
65.
                codigo_op: in STD_LOGIC_VECTOR(19 downto 0);
66.
67.
                sm : in STD_LOGIC;
68.
                salida : out STD_LOGIC_VECTOR(19 downto 0));
69.
        end component;
70.
71.
        -- nivel
72.
        component nivel is
73.
            Port ( clk : in STD_LOGIC;
74.
                   clr : in STD_LOGIC;
75.
                        na : out STD_LOGIC);
76.
        end component;
77.
78.
        -- registro
79.
        component registro is
80.
            Port (
                banderas_entrada : in STD_LOGIC_VECTOR(3 downto 0);
81.
82.
                lf, clk, clr : in STD_LOGIC;
                banderas_salida : out STD_LOGIC_VECTOR(3 downto 0));
83.
84.
        end component;
85.
86.
        -- declaracion de señales de transporte (BUSES)
87.
        signal EQ, NE, LT, LE, GT, GE : STD_LOGIC;
        signal NA, SDOPC, SM : STD_LOGIC;
88.
89.
        signal TIPOR, BEQI, BNEI, BLTI, BLETI, BGTI, BGETI: STD LOGIC;
90.
        signal auxUFCode, auxUOpCode, auxSalida : STD_LOGIC_VECTOR(19 downto 0);
        signal auxOpCode : STD_LOGIC_VECTOR(4 downto 0);
91.
92.
        signal auxBanderas : STD_LOGIC_VECTOR(3 downto 0);
93.
94.
        begin
95.
96.
        -- instanciar y mapear modulo de memoria de codigo de funcion
97.
        MFC: MFunCode
            Port map (
98.
99.
                codigo_funcion => funCode,
100.
                        microinstruccion_fcode => auxUFCode
101.
                     );
102.
103.
                -- instanciar y mapear modulo de memoria de codigo de operacion
104.
               MOC : MOpCode
105.
                    Port map(
106.
                       codigo_operacion => auxOpCode,
107.
                        microinstruccion => auxUOpCode
108.
109.
               -- instanciar y mapear modulo de condicion
110.
               COND : condicion
111.
                    Port map(
112.
113.
                        banderas => auxBanderas,
                        EQ \Rightarrow EQ,
114.
                        NE => NE,
115.
116.
                        LT => LT,
                        LE => LE,
117.
118.
                        GT \Rightarrow GT,
119.
                        GE => GE
120.
121.
122.
               -- Instanciar y mapear modulo de control
123.
               CONTR: component control
124.
                    Port map(
                        TIPOR => TIPOR,
125.
126.
                        BEQI => BEQI,
```

```
127.
                        BNEI => BNEI,
128.
                        BLTI => BLTI,
129.
                        BLETI => BLETI,
                        BGTI => BGTI,
130.
                        BGETI => BGETI,
131.
                        EQ \Rightarrow EQ,
132.
                        NE => NE,
133.
134.
                        LT => LT,
                        LE => LE,
135.
                        GT \Rightarrow GT,
136.
137.
                        GE => GE,
                        clk => clk,
138.
139.
                        clr => clr,
140.
                        NA => NA,
141.
                        SDOPC => SDOPC,
142.
                        SM => SM
143.
                        );
144.
145.
                -- Instanciar y mapear modulo de decodificacion
146.
                DECO : decodificador
147.
                    Port map(
148.
                        codigo_operacion => opCode,
149.
                        tipo_R => TIPOR,
                        BEQI => BEQI,
150.
                        BNEI => BNEI,
151.
152.
                        BLTI => BLTI,
153.
                        BLETI => BLETI,
154.
                        BGTI => BGTI,
                        BGETI => BGETI
155.
156.
                    );
157.
158.
                -- Instanciar y mapear mux de 5 bits
159.
                MUX5 : Mux5bits
                    Port map(
160.
161.
                        codigo_op => opCode,
                        sdopc => SDOPC,
162.
                        salida => auxOpCode
163.
164.
165.
166.
                -- Instanciar y mapear mux de 20 bits
                MUX20 : mux20bits
167.
                    Port map(
168.
169.
                        codigo_fu => auxUFCode,
170.
                        codigo_op => auxUOpCode,
171.
                        salida => auxSalida,
172.
                        sm => SM
173.
                    );
174.
175.
                -- Instanciar y mapear el modulo nivel
176.
                NIV : nivel
                    Port map(
177.
                       clk => clk,
178.
                        clr => clk,
179.
180.
                        na => NA
181.
                    );
182.
183.
                -- Instanciar y mapear el modulo de registro
184.
                REG : registro
185.
                    Port map(
186.
                        banderas_entrada => banderas,
187.
                        1f => 1f.
188.
                        clk => clk,
189.
                        clr => clr,
190.
                        banderas salida => auxBanderas
```

```
191. );
192.
193. microInstruccion <= auxSalida;
194.
195. end Behavioral;
```

2. Código de simulación

2.1. Memoria de código de función

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
entity tb_MFunCode is
5. end tb_MFunCode;
6.
7. architecture Behavioral of tb_MFunCode is
8.
       component MFunCode is
9.
            Port (
                 codigo_funcion : in STD_LOGIC_VECTOR(3 downto 0);
10.
11.
                 microinstruccion_fcode : out STD_LOGIC_VECTOR (19 downto 0)
12.
13.
        end component;
14.
15.
        signal codigo_funcion : STD_LOGIC_VECTOR(3 downto 0);
16.
        signal microinstruccion_fcode : STD_LOGIC_VECTOR (19 downto 0);
17.
18.
        begin
19.
20.
        u1 : MFunCode port map (
            codigo_funcion => codigo_funcion,
21.
22.
            microinstruccion_fcode => microinstruccion_fcode
23.
        );
24.
25.
        -- Stimulus process
26.
        SP : process
27.
            begin
28.
            -- Vamos a probar con cada numero
29.
            codigo funcion <= "0000"; -- ADD
30.
            wait for 10 ns;
31.
            codigo_funcion <= "0001"; -- SUB</pre>
32.
33.
            wait for 10 ns;
34.
            codigo_funcion <= "0010"; -- AND</pre>
35.
            wait for 10 ns;
36.
            codigo_funcion <= "0011"; -- OR</pre>
37.
            wait for 10 ns;
38.
            codigo_funcion <= "0100"; -- XOR</pre>
39.
            wait for 10 ns;
40.
            codigo_funcion <= "0101"; -- NAND</pre>
41.
            wait for 10 ns;
42.
            codigo_funcion <= "0110"; -- NOR</pre>
43.
            wait for 10 ns;
44.
            codigo_funcion <= "0111"; -- XNOR</pre>
45.
            wait for 10 ns;
46.
            codigo_funcion <= "1000"; -- NOT</pre>
47.
            wait for 10 ns;
48.
            codigo_funcion <= "1001"; -- SLL</pre>
49.
            wait for 10 ns;
50.
            codigo_funcion <= "1010"; -- SRL</pre>
51.
            wait for 10 ns;
52.
53.
            wait;
54.
        end process;
55.
56. end Behavioral;
```

2.2. Memoria de código de operación

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity tb_MOpCode is
5. end tb_MOpCode;
6.
7. architecture Behavioral of tb_MOpCode is
8.
        component MOpCode is
            Port (
9.
10.
                codigo_operacion : in STD_LOGIC_VECTOR(4 downto 0);
11.
                microinstruccion : out STD_LOGIC_VECTOR (19 downto 0));
12.
        end component;
13.
14.
        signal codigo_operacion : STD_LOGIC_VECTOR(4 downto 0);
15.
        signal microinstruccion : STD_LOGIC_VECTOR (19 downto 0);
16.
17.
        begin
18.
19.
        u1 : MOpCode port map (
20.
            codigo_operacion => codigo_operacion,
21.
            microinstruccion => microinstruccion
22.
23.
24.
        -- Stimulus process
25.
        SP: process
26.
            begin
27.
            -- Vamos a probar con cada numero
28.
29.
            codigo operacion <= "00000"; -- VERIFICACION</pre>
30.
            wait for 10 ns;
            codigo_operacion <= "00001"; -- LI</pre>
31.
            wait for 10 ns;
32.
            codigo operacion <= "00010"; -- LWI
33.
            wait for 10 ns;
34.
35.
            codigo operacion <= "00011"; -- SWI
36.
            wait for 10 ns;
37.
            codigo operacion <= "00100"; -- SW
38.
            wait for 10 ns;
39.
            codigo operacion <= "00101"; -- ADDI</pre>
40.
            wait for 10 ns;
41.
            codigo operacion <= "00110"; -- SUBI
42.
            wait for 10 ns;
43.
            codigo_operacion <= "00111"; -- ANDI</pre>
44.
            wait for 10 ns;
            codigo_operacion <= "01000"; -- ORI
45.
46.
            wait for 10 ns;
47.
            codigo operacion <= "01001"; -- XORI
48.
            wait for 10 ns;
49.
            codigo_operacion <= "01010"; -- NANDI</pre>
            wait for 10 ns;
50.
            codigo operacion <= "01011"; -- NORI
51.
52.
            wait for 10 ns;
53.
            codigo operacion <= "01100"; -- XNORI
54.
            wait for 10 ns;
            codigo_operacion <= "01101"; -- BEQI</pre>
55.
56.
            wait for 10 ns;
57.
            codigo operacion <= "01110"; -- BNEI
58.
            wait for 10 ns;
59.
            codigo operacion <= "01111"; -- BLTI</pre>
60.
            wait for 10 ns;
            codigo operacion <= "10000"; -- BLETI</pre>
61.
62.
            wait for 10 ns;
```

```
63.
             codigo_operacion <= "10001"; -- BGTI</pre>
64.
             wait for 10 ns;
65.
             codigo_operacion <= "10010"; -- BGETI</pre>
             wait for 10 ns;
66.
             codigo_operacion <= "10011"; -- B</pre>
67.
             wait for 10 ns;
68.
69.
             codigo_operacion <= "10100"; -- CALL</pre>
70.
             wait for 10 ns;
71.
             codigo_operacion <= "10101"; -- RET</pre>
72.
             wait for 10 ns;
             codigo_operacion <= "10110"; -- NOP</pre>
73.
74.
             wait for 10 ns;
             codigo_operacion <= "10111"; -- LW</pre>
75.
             wait for 10 ns;
76.
77.
78.
            wait;
79.
        end process;
80.
81.
82. end Behavioral;
```

2.3. Decodificador

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
entity tb_decodificador is
end tb_decodificador;
6.
7.
   architecture Behavioral of tb_decodificador is
8.
        component decodificador is
            Port (
9.
10.
                 codigo_operacion : in STD_LOGIC_VECTOR(4 downto 0);
11.
                tipo_R : out STD_LOGIC;
12.
                BEQI : out STD_LOGIC;
13.
                BNEI : out STD_LOGIC;
14.
                BLTI : out STD_LOGIC;
15.
                BLETI : out STD_LOGIC;
16.
                BGTI : out STD_LOGIC;
17.
                BGETI : out STD LOGIC
18.
            );
19.
        end component;
20.
21.
        -- input signal
22.
        signal codigo_operacion : STD_LOGIC_VECTOR (4 downto 0);
23.
24.
        -- output signal
25.
        signal tipo_R : STD_LOGIC;
26.
        signal BEQI : STD_LOGIC;
27.
        signal BNEI : STD_LOGIC;
28.
        signal BLTI : STD_LOGIC;
29.
        signal BLETI : STD_LOGIC;
30.
        signal BGTI : STD_LOGIC;
31.
        signal BGETI : STD_LOGIC;
32.
33.
        begin
34.
35.
        -- Insatnciate compornent
36.
        DECO : decodificador Port map(
37.
            codigo_operacion => codigo_operacion,
38.
            tipo_R => tipo_R,
39.
            BEQI => BEQI,
            BNEI => BNEI,
40.
41.
            BLTI => BLTI,
42.
            BLETI => BLETI,
43.
            BGTI => BGTI,
44.
            BGETI => BGETI
45.
        );
46.
47.
        -- Stimulus process
48.
        SP: process
49.
            begin
50.
51.
            -- Vamos a probar con cada numero
52.
            codigo_operacion <= "00000"; -- TIPO R</pre>
53.
            wait for 10 ns;
54.
55.
            codigo_operacion <= "01101"; -- BEQI</pre>
56.
            wait for 10 ns;
57.
58.
            codigo_operacion <= "01110"; -- BNEI</pre>
59.
            wait for 10 ns;
60.
61.
            codigo_operacion <= "01111"; -- BLTI</pre>
62.
            wait for 10 ns;
```

```
63.
             codigo_operacion <= "10000"; -- BLETI</pre>
64.
             wait for 10 ns;
65.
66.
67.
             codigo_operacion <= "10001"; -- BGTI</pre>
             wait for 10 ns;
68.
69.
70.
             codigo_operacion <= "10010"; -- BGETI</pre>
             wait for 10 ns;
71.
72.
73.
             codigo_operacion <= "00001"; -- OTRO LI</pre>
             wait for 10 ns;
74.
75.
76.
             wait;
        end process;
77.
78.
79.
80. end Behavioral;
```

2.4. Multiplexores

```
    library IEEE;

    use IEEE.STD_LOGIC_1164.ALL;
2.
3.
4.
5.
    entity TB_mux5bits is
    end TB_mux5bits;
6.
7.
8.
    architecture Behavioral of TB_mux5bits is
9.
        component mux5bits is
10.
             Port (
11.
                 codigo_op : in STD_LOGIC_VECTOR(4 downto 0);
12.
                 sdopc : in STD_LOGIC;
13.
                 salida : out STD_LOGIC_VECTOR(4 downto 0)
14.
             );
15.
        end component;
16.
17.
        -- input signs
18.
        signal codigo_op : STD_LOGIC_VECTOR(4 downto 0);
19.
        signal sdopc : STD_LOGIC;
20.
21.
        -- output sign
22.
        signal salida : STD_LOGIC_VECTOR(4 downto 0);
23.
24.
        begin
25.
26.
        -- Instanciate component
        MUX : mux5bits Port map(
27.
28.
                codigo_op => codigo_op,
29.
                sdopc => sdopc,
30.
                salida => salida
31.
        );
32.
33.
             -- Stimulus process
34.
        SP: process
35.
             begin
             codigo_op <= "00011";</pre>
36.
             sdopc <= '1';
37.
38.
             wait for 20 ns;
             codigo_op <= "00111";
sdopc <= '1';</pre>
39.
40.
41.
             wait for 20 ns;
             codigo_op <= "00111";
sdopc <= '0';</pre>
42.
43.
44.
             wait for 20 ns;
45.
46.
             wait;
47.
        end process;
48.
49. end Behavioral;
```

```
1. library IEEE;
2. use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity tb_mux20bits is
5. end tb_mux20bits;
6.
7. architecture Behavioral of tb_mux20bits is
8. component mux20bits is
9. Port (
```

```
10.
                codigo_fu: in STD_LOGIC_VECTOR(19 downto 0);
                codigo_op: in STD_LOGIC_VECTOR(19 downto 0);
11.
12.
                sm : in STD_LOGIC;
                salida : out STD_LOGIC_VECTOR(19 downto 0)
13.
14.
15.
        end component;
16.
17.
        signal codigo_fu : STD_LOGIC_VECTOR(19 downto 0);
        signal codigo_op : STD_LOGIC_VECTOR(19 downto 0);
18.
19.
        signal sm : STD_LOGIC;
        signal salida : STD_LOGIC_VECTOR(19 downto 0);
20.
21.
22.
        begin
23.
24.
        -- Instanciate component
25.
        MUX : mux20bits Port map(
26.
              codigo_fu => codigo_fu,
27.
               codigo_op => codigo_op,
28.
              sm => sm,
               salida => salida
29.
30.
31.
32.
33.
        -- Stimulus process
      SP : process
34.
35.
            begin
36.
            codigo_fu <= "0000010001000110011"; -- ADD
37.
            codigo_op <= "0000000000000000000"; -- NOP
38.
            sm <= '0';
39.
            wait for 20 ns;
40.
            sm <= '1';
41.
42.
43.
            wait;
44.
        end process;
45.
46. end Behavioral;
```

```
    library IEEE;

2.
    use IEEE.STD_LOGIC_1164.ALL;
3.
4.
5. entity tb_nivel is
6. end tb_nivel;
7.
    architecture Behavioral of tb_nivel is
8.
9.
        component nivel is
            Port (
10.
11.
                 clk : in STD_LOGIC;
12.
                clr : in STD_LOGIC;
13.
                 na : out STD_LOGIC
14.
            );
15.
        end component;
16.
17.
        -- input signs
18.
        signal clr, clk : STD_LOGIC;
19.
20.
        -- output signs
21.
        signal na : STD_LOGIC;
22.
23.
        begin
24.
25.
        -- Mapear las seòales
26.
        LEVEL : nivel Port map(
27.
               clk \Rightarrow clk,
28.
               clr => clr,
29.
               na => na
30.
        );
31.
        -- Proceso de reloj
32.
        CLOCK : process
33.
            begin
34.
                clk <= '0';
35.
                 wait for 10ns;
36.
                clk <= '1';
37.
                 wait for 10ns;
38.
        end process;
39.
40.
        -- Estimulos de proceso
41.
        SP: process
42.
            begin
43.
            clr <= '1';
44.
            wait for 30 ns;
45.
46.
            clr <= '0';
47.
            wait for 100 ns;
48.
49.
            wait;
50.
        end process;
51.
52. end Behavioral;
```

2.6. Condición

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity tb_condicion is
5. end tb_condicion;
6.
7.
   architecture Behavioral of tb_condicion is
        component condicion is
8.
9.
            Port(
10.
                banderas : in STD_LOGIC_VECTOR(3 downto 0);
11.
                EQ : out STD_LOGIC;
                NE : out STD_LOGIC;
12.
13.
                LT : out STD_LOGIC;
14.
                LE : out STD_LOGIC;
15.
                GT : out STD_LOGIC;
                GE : out STD_LOGIC
16.
17.
            );
18.
        end component;
19.
20.
        -- seÒales
        signal banderas : STD_LOGIC_VECTOR(3 downto 0);
21.
22.
        signal EQ : STD_LOGIC;
23.
        signal NE : STD_LOGIC;
24.
        signal LT : STD_LOGIC;
25.
        signal LE : STD_LOGIC;
26.
        signal GT : STD_LOGIC;
27.
        signal GE : STD_LOGIC;
28.
29.
        begin
30.
31.
        -- Hacer el mapeo de seÒales y componente
32.
        COND : condicion Port map(
33.
                banderas => banderas,
                EQ \Rightarrow EQ,
34.
35.
                NE => NE,
36.
                LT => LT,
37.
                LE => LE,
38.
               GT => GT,
39.
                GE => GE
40.
        );
41.
42.
43.
            -- Stimulus process
44.
        SP: process
45.
            begin
46.
            banderas <= "0000";</pre>
47.
            wait for 150 ns;
48.
            banderas <= "0110";
49.
            wait for 150 ns;
50.
            banderas <= "0010";
            wait for 150 ns;
51.
52.
            banderas <= "0100";
53.
            wait for 150 ns;
54.
            wait;
55.
        end process;
56.
57. end Behavioral;
```

2.7. Registro

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4.
   entity tb_registro is
5. end tb_registro;
6.
7.
   architecture Behavioral of tb_registro is
8.
        component registro is
            Port (
9.
10.
                 banderas_entrada : in STD_LOGIC_VECTOR(3 downto 0);
11.
                 lf : in STD_LOGIC;
12.
                 clk : in STD_LOGIC;
13.
                 clr : in STD_LOGIC;
14.
                 banderas_salida : out STD_LOGIC_VECTOR(3 downto 0)
15.
            );
16.
        end component;
17.
        signal banderas_entrada : STD_LOGIC_VECTOR(3 downto 0);
18.
19.
        signal lf : STD_LOGIC;
20.
        signal clk : STD_LOGIC;
21.
        signal clr : STD_LOGIC;
22.
        signal banderas_salida : STD_LOGIC_VECTOR(3 downto 0);
23.
24.
        begin
25.
        -- Instaciate component for test
26.
27.
        REG : registro Port map(
28.
                banderas_entrada => banderas_entrada,
                1f => 1f,
29.
                clr => clr,
30.
31.
                clk => clk,
                banderas_salida => banderas_salida
32.
33.
        );
34.
35.
        -- Clock process
36.
        CLOCK : process
37.
            begin
            clk <= '0';
38.
39.
            wait for 10ns;
40.
            clk <= '1';
41.
            wait for 10ns;
42.
        end process;
43.
44.
        -- Stimulus process
45.
        SP: process
46.
            begin
             clr <= '1';
47.
            lf <= '1';</pre>
48.
49.
            banderas_entrada <= "0000";</pre>
50.
            wait for 40 ns;
51.
52.
            lf <= '0';</pre>
53.
            banderas entrada <= "0000";</pre>
54.
            wait for 40 ns;
55.
            clr <= '0';
56.
57.
            banderas_entrada <= "0010";</pre>
58.
            wait for 40 ns;
59.
60.
            lf <= '1';</pre>
61.
            banderas_entrada <= "0010";</pre>
62.
            wait for 40 ns;
```

2.8. Unidad de control

```
    library IEEE;

use IEEE.STD_LOGIC_1164.ALL;
3.
4. entity tb_control is
5. end tb_control;
6.
7.
    architecture Behavioral of tb_control is
8.
        component control is -- ASM
9.
            Port (
10.
                TIPOR, BEQI, BNEI, BLTI, BLETI, BGTI, BGETI : in STD_LOGIC;
11.
                 EQ, NE, LT, LE, GT, GE : in STD_LOGIC;
12.
                 clk, clr, NA: in STD_LOGIC;
13.
                 SDOPC, SM : out STD_LOGIC
14.
            );
15.
        end component;
16.
17.
        -- seÒales para comunicacion
18.
        signal TIPOR, BEQI, BNEI, BLTI, BLETI, BGTI, BGETI: STD_LOGIC;
19.
        signal EQ, NE, LT, LE, GT, GE : STD_LOGIC;
20.
        signal clk, clr, NA: STD_LOGIC;
21.
        signal SDOPC, SM : STD_LOGIC;
22.
23.
        begin
24.
25.
        -- mapeo de seÒales
        ASM : control Port map(
26.
27.
                TIPOR => TIPOR,
28.
                BEQI => BEQI,
29.
                BNEI => BNEI,
30.
                BLTI => BLTI,
                BLETI => BLETI,
31.
32.
                BGTI => BGTI,
33.
                BGETI => BGETI,
34.
                EQ \Rightarrow EQ
35.
                NE => NE,
36.
                LT => LT,
                LE => LE,
37.
38.
                GT => GT,
39.
                GE => GE,
40.
                clk => clk,
41.
                clr => clr,
42.
                NA => NA,
                SDOPC => SDOPC,
43.
44.
               SM => SM
45.
        );
46.
47.
        -- Clock process
48.
        CLOCK : process
49.
            begin
50.
            clk <= '0';
51.
            wait for 10ns;
52.
            clk <= '1';
53.
            wait for 10ns;
54.
        end process;
55.
56.
        -- Stimulus process
57.
        SP: process
58.
            begin
59.
60.
            clr <= '1';
61.
            wait for 30 ns;
62.
```

```
TIPOR <= '0';
BEQI <= '1';
BNEI <= '0';
BLTI <= '0';
63.
64.
65.
66.
             BLETI <= '0';
BGTI <= '0';
67.
68.
69.
             BGETI <= '0';
70.
             NA <= '1';
71.
72.
             EQ <= '1';
73.
             NE <= '0';
74.
             LT <= '0';
75.
             LE <= '0';
76.
             GT <= '0';
77.
78.
             GE <= '0';
79.
80.
             wait for 30 ns;
81.
82.
             clr <= '0';
             wait for 30 ns;
83.
84.
             NA <= '0';
85.
             wait for 30 ns;
86.
87.
88.
             clr <= '1';
89.
90.
             TIPOR <= '1';
             BEQI <= '0';
91.
             BNEI <= '0';
92.
             BLTI <= '0';
93.
94.
             BLETI <= '0';
             BGTI <= '0';
BGETI <= '0';
95.
96.
             wait for 30 ns;
97.
98.
             wait;
99.
100.
               end process;
101.
102.
            end Behavioral;
```

2.9. Arquitectura completa

```
    LIBRARY ieee;

2. USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.all;

    USE IEEE.STD_LOGIC_unsigned.ALL;


5. LIBRARY STD;
6. USE STD.TEXTIO.ALL;
7. USE ieee.std_logic_TEXTIO.ALL;
8.
9.
   entity tb_uniddad_control is
10. end tb_uniddad_control;
11.
12. architecture Behavioral of tb_uniddad_control is
13.
        component uniddad control is
            Port (
14.
15.
                funCode : in STD_LOGIC_VECTOR(3 downto 0);
                opCode : in STD_LOGIC_VECTOR(4 downto 0);
16.
17.
                clk, clr, lf : in STD_LOGIC;
                banderas : in STD_LOGIC_VECTOR(3 downto 0);
18.
19.
                microInstruccion : out STD_LOGIC_VECTOR(19 downto 0)
20.
            );
21.
        end component;
22.
23.
        -- señales de comunicacion (Buses)
24.
        signal funCode : STD_LOGIC_VECTOR(3 downto 0);
25.
        signal opCode : STD_LOGIC_VECTOR(4 downto 0);
26.
        signal clk, clr, lf : STD_LOGIC;
        signal banderas : STD_LOGIC_VECTOR(3 downto 0);
27.
28.
        signal microInstruccion : STD LOGIC VECTOR(19 downto 0);
29.
30.
        begin
31.
32.
        uut : uniddad_control Port map(
            funCode => funCode,
33.
            opCode => opCode,
34.
            clk => clk,
35.
36.
            clr => clr,
            lf => lf,
37.
38.
            banderas => banderas,
39.
            microInstruccion => microInstruccion
40.
        );
41.
42.
        -- proceso de reloj
43.
        CLOCK : process
44.
            begin
45.
            clk <= '0';
            wait for 5 ns;
46.
            clk <= '1';
47.
48.
            wait for 5 ns;
49.
        end process;
50.
51.
        -- Estimulos de proceso
52.
        SIM : process
53.
            -- ENTRADAS
54.
            file ENTRADAS : TEXT;
55.
            variable LINEA E : line;
56.
57.
            variable V_OP_CODE : STD_LOGIC_VECTOR(4 downto 0);
            variable V_FUN_CODE : STD_LOGIC_VECTOR(3 downto 0);
58.
59.
            variable V_BANDERAS : STD_LOGIC_VECTOR(3 downto 0);
60.
            variable V CLR : STD LOGIC;
61.
            variable V_LF : STD_LOGIC;
62.
```

```
variable CADENA : STRING(1 TO 9);
63.
64.
            variable CADENA2 : STRING(1 TO 21);
65.
66.
            -- SALTDAS
            file SALIDAS : TEXT;
67.
            variable LINEA_RES : line;
68.
69.
            variable V_MICROINSTRUCCION : STD_LOGIC_VECTOR(19 downto 0);
70.
71.
72.
            begin
                file open(SALIDAS, "C:\Users\Aaron\Desktop\P14\SALIDAS.txt", WRITE MODE);
73.
                file open(ENTRADAS, "C:\Users\Aaron\Desktop\P14\ENTRADAS.txt", READ MODE);
74.
75.
76.
                 --Encabezados
77.
                 CADENA := "OP CODE ";
                write(LINEA_RES, CADENA, left, CADENA'LENGTH+1); -- ESCRIBE LA CADENA "OP_CODE"
78.
79.
                CADENA := "FUN CODE ";
                write(LINEA_RES, CADENA, left, CADENA'LENGTH+1); -- ESCRIBE LA CADENA "FUN_CODE"
80.
                CADENA := "BANDERAS ";
81.
                write(LINEA_RES, CADENA, left, CADENA'LENGTH+1); -- ESCRIBE LA CADENA "BANDERAS"
82.
83.
                CADENA := "CLR
84.
                write(LINEA_RES, CADENA, left, CADENA'LENGTH+1); -- ESCRIBE LA CADENA "CLR"
85.
                CADENA := "LF
                write(LINEA_RES, CADENA, left, CADENA'LENGTH+1); -- ESCRIBE LA CADENA "LF"
86.
                CADENA2 := "MICROINSTRUCCION
87.
                write(LINEA_RES, CADENA2, left, CADENA'LENGTH+1); -- ESCRIBE LA CADENA "MICROINSTRUCCION"
88.
                CADENA := "NIVEL
89.
                write(LINEA_RES, CADENA, left, CADENA'LENGTH+1); -- ESCRIBE LA CADENA "NIVEL"
90.
91.
92.
                writeline(SALIDAS, LINEA_RES); -- escribe la linea en el archivo
93.
                 -- Leer y escribir estimulos
94.
95.
                 clr <= '1';
96.
                wait for 10 ns;
97.
                clr <= '0';
98.
                wait for 10 ns;
99.
                        for i in 1 to 52 loop
100.
101.
102.
                            -- lee la linea completa
                            readline(ENTRADAS, LINEA_E);
103.
104.
                            -- leer operacion code
105.
                            read(LINEA_E, V_OP_CODE);
106.
                            -- leer funcion code
107.
                            read(LINEA_E, V_FUN_CODE);
108.
                            -- BANDERAS
109.
                            read(LINEA_E, V_BANDERAS);
110.
                            -- CLR
                            read(LINEA_E, V_CLR);
111.
112.
                            -- LF
113.
                            read(LINEA_E, V_LF);
114.
                            opCode <= V_OP CODE;
115.
                            funCode <= V_FUN CODE;</pre>
116.
                            banderas <= V_BANDERAS;</pre>
117.
118.
                            1f <= V LF;</pre>
119.
120.
                            wait until falling_edge(clk);
121.
122.
                            clr <= V CLR;</pre>
123.
                            wait for 2 ns;
124.
                            CADENA := "ALTO
125.
                            V_MICROINSTRUCCION := microInstruccion;
126.
```

```
127.
                           write(LINEA_RES, V_OP_CODE, LEFT, 10);
128.
                           write(LINEA_RES, V_FUN_CODE, LEFT, 10);
129.
                           write(LINEA_RES, V_BANDERAS, LEFT, 10);
130.
                           write(LINEA_RES, V_CLR, LEFT, 10);
131.
                           write(LINEA_RES, V_LF, LEFT, 10);
132.
                           write(LINEA_RES, V_MICROINSTRUCCION, LEFT, 21);
133.
                           write(LINEA_RES, CADENA, LEFT, 10);
134.
135.
                           writeline(SALIDAS, LINEA_RES);
136.
137.
                           wait until rising_edge(clk);
138.
                           CADENA := "BAJO
139.
140.
                           wait for 2 ns;
141.
                           V_MICROINSTRUCCION := microInstruccion;
142.
143.
                           write(LINEA_RES, V_OP_CODE, LEFT, 10);
144.
                           write(LINEA_RES, V_FUN_CODE, LEFT, 10);
145.
                           write(LINEA_RES, V_BANDERAS, LEFT, 10);
146.
147.
                           write(LINEA_RES, V_CLR, LEFT, 10);
                           write(LINEA_RES, V_LF, LEFT, 10);
148.
                           write(LINEA_RES, V_MICROINSTRUCCION, LEFT, 21);
149.
                           write(LINEA_RES, CADENA, LEFT, 10);
150.
                           writeline(SALIDAS, LINEA_RES);
151.
152.
                           -- CADENA := "
153.
                           -- write(LINEA_RES, CADENA, LEFT, 10);
154.
155.
                           -- writeline(SALIDAS, LINEA_RES);
156.
157.
                       end loop;
158.
159.
                        -- cierra el archivos
160.
                       file_close(SALIDAS);
161.
                       file_close(ENTRADAS);
162.
163.
                       wait;
164.
               end process;
165.
           end Behavioral;
```

3. Simulación


3.1. Memoria de código de función




3.2. Memoria de código de operación



3.3. Decodificador



3.4. Multiplexores



3.5. Nivel



3.6. Condición




3.7. Registro




3.8. Unidad de control



3.9. Arquitectura completa





3.9.1. Estímulos de simulación


```
1. 00000 0000 0000 1 0
2. 00000 0000 0000 1 0
3. 00000 0000 0001 0 1
4. 00000 0000 0010 0 1
5. 00000 0001 0001 0 1
6. 00000 0010 0100 0 1
7. 00000 0011 1100 0 1
8. 00000 0100 0011 0 1
9. 00000 0101 1000 0 1
10.00000 0110 0001 0 1
11. 00000 0111 0100 0 1
12.00000 1000 0010 0 1
13.00000 1001 0000 0 0
14.00000 1010 0000 0 0
15.00000 1011 0000 0 0
16.00000 1100 0000 0 0
17. 00001 0111 0000 0 0
18.00010 0100 0000 0 0
19.00011 1000 0000 0 0
20.00100 0110 0000 0 0
21. 00101 0000 0010 0 1
22. 00110 0110 0001 0 1
23. 00111 0100 0011 0 1
24. 01000 1010 0100 0 1
25. 01001 0100 1000 0 1
26. 01010 0001 1100 0 1
27. 01011 0011 0101 0 1
28. 01100 1111 1010 0 1
29. 10111 0000 0000 0 1
30. 01101 1111 0000 0 1
31. 01101 1011 0010 0 1
32. 01101 1101 0010 0 1
33. 01110 1110 0010 0 1
34. 01110 1100 0000 0 1
35. 01110 0011 0000 0 1
36. 01111 0001 1100 0 1
37. 01111 0000 1000 0 1
38. 01111 0010 0100 0 1
39. 10000 0100 0000 0 1
40. 10000 0110 1110 0 1
41. 10000 0101 1000 0 1
42. 10001 0111 1010 0 1
43. 10001 1010 1100 0 1
44. 10001 1000 0000 0 1
45. 10010 1111 1000 0 1
46. 10010 1001 1010 0 1
47. 10010 1101 1100 0 1
48. 10011 1001 1100 0 0
49. 10100 1111 0000 0 0
50. 10101 0000 0000 0 0
51. 10110 0000 0000 0 0
52. 11000 0000 0000 0 0
```

1	OD CODE	FUN CODE	DANDEDAC	CLD	LF	MTCDOTNCTDUCCTON	NTV/FI
1. 2.	OP_CODE 00000	FUN_CODE 0000	BANDERAS 0000	CLR 1	0	MICROINSTRUCCION 000001000100011	NIVEL
3.	00000	0000	0000	1	0	00000100010000110011	
4.	00000	0000	0000	1	0	00000100010000110011	
5.	00000	0000	0000	1	0	00000100010000110011	
6.	00000	0000	0001	0	1	00000100010000110011	
7.	00000	0000	0001	0	1	00000100010000110011	
8.	00000	0000	0010	0	1	00000100010000110011	
9.	00000	0000	0010	0	1	00000100010000110011	ВАЈО
10.	00000	0001	0001	0	1	00000100010001110011	ALTO
11.	00000	0001	0001	0	1	00000100010001110011	ВАЈО
12.	00000	0010	0100	0	1	00000100010000000011	ALTO
13.	00000	0010	0100	0	1	00000100010000000011	ВАЈО
14.	00000	0011	1100	0	1	00000100010000010011	ALTO
15.	00000	0011	1100	0	1	00000100010000010011	ВАЈО
16.	00000	0100	0011	0	1	00000100010000100011	ALTO
	00000	0100	0011	0	1	00000100010000100011	
	00000	0101	1000	0	1	00000100010011010011	
	00000	0101	1000	0	1	00000100010011010011	
	00000	0110	0001	0	1	00000100010011000011	
	00000	0110	0001	0	1	00000100010011000011	
	00000	0111	0100	0	1	00000100010001100011	
	00000	0111	0100	0	1	00000100010001100011	
	00000 00000	1000 1000	0010 0010	0	1	00000100010011010011 00000100010011010011	
	00000	1000	0000	0	0	0000010011011011	
	00000	1001	0000	0	0	00000001110000000000	
	00000	1010	0000	0	0	00000001110000000000	
	00000	1010	0000	0	0	0000001010000000000	
	00000	1011	0000	0	0	000000000000000000000000000000000000000	
	00000	1011	0000	0	0	00000000000000000000	
32.	00000	1100	0000	0	0	00000000000000000000	ALTO
33.	00000	1100	0000	0	0	00000000000000000000	ВАЈО
34.	00001	0111	0000	0	0	00000000010000000000	ALTO
35.	00001	0111	0000	0	0	0000000010000000000	ВАЈО
	00010	0100	0000	0	0	00001100010000001000	
	00010	0100	0000	0	0	00001100010000001000	
	00011	1000	0000	0	0	00001000000000001100	
	00011	1000	0000	0	0	00001000000000001100	
	00100	0110	0000	0	0	00001010000100110101	
	00100	0110	0000	0	0	00001010000100110101	
	00101	0000	0010	0	1	00000100010100110011	
	00101 00110	0000 0110	0010 0001	0	1	00000100010100110011 00000100010101110011	
	00110	0110	0001	0	1	00000100010101110011	
	00111	0100	0011	0	1	00000100010101110011	
	00111	0100	0011	0	1	00000100010100000011	
	01000	1010	0100	0	1	00000100010100000011	
	01000	1010	0100	0	1	00000100010100010011	
	01001	0100	1000	0	1	00000100010100100011	
	01001	0100	1000	0	1	00000100010100100011	
	01010	0001	1100	0	1	00000100010111010011	
	01010	0001	1100	0	1	00000100010111010011	ВАЈО
54.	01011	0011	0101	0	1	00000100010111000011	ALTO
55.	01011	0011	0101	0	1	00000100010111000011	ВАЈО
	01100	1111	1010	0	1	00000100010101100011	
	01100	1111	1010	0	1	00000100010101100011	
	10111	0000	0000	0	1	00000110010100110001	
	10111	0000	0000	0	1	00000110010100110001	
	01101	1111	0000	0	1	00001000000001110001	
	01101	1111	0000	0	1	00001000000001110001	
62.	01101	1011	0010	0	1	00001000000001110001	ALIU


63. 01101 64. 01101	1011 1101	0010	0	1		10010000001100110011 BAJO
	1101					
•	1101	0010	0	1		00001000000001110001 ALTO
65. 01101	1101	0010	0	1		10010000001100110011 BAJO
66. 01110	1110	0010	0	1		00001000000001110001 ALTO
67. 01110	1110	0010	0	1		00001000000001110001 BAJO
68. 01110	1100	0000	0	1		00001000000001110001 ALTO
69. 01110	1100	0000	0	1		10010000001100110011 BAJO
70. 01110	0011	0000	0	1		00001000000001110001 ALTO
71. 01110	0011	0000	0	1		10010000001100110011 BAJO
72. 01111	0001	1100	0	1		00001000000001110001 ALTO
73 . 01111	0001	1100	0	1		10010000001100110011 BAJO
74. 01111	0000	1000	0	1		00001000000001110001 ALTO
75. 01111	0000	1000	0	1		10010000001100110011 BAJO
76. 01111	0010	0100	0	1		00001000000001110001 ALTO
77. 01111	0010	0100	0	1		10010000001100110011 BAJO
78. 10000	0100	0000	0	1		00001000000001110001 ALTO
79 . 10000	0100	0000	0	1		10010000001100110011 BAJO
80.10000	0110	1110	0	1		00001000000001110001 ALTO
81. 10000	0110	1110	0	1		10010000001100110011 BAJO
82. 10000	0101	1000	0	1		00001000000001110001 ALTO
83. 10000	0101	1000	0	1		10010000001100110011 BAJO
84. 10001	0111	1010	0	1		00001000000001110001 ALTO
85. 10001	0111	1010	0	1		00001000000001110001 BAJO
86. 10001	1010	1100	0	1		00001000000001110001 ALTO
87. 10001	1010	1100	0	1		00001000000001110001 BAJO
88. 10001	1000	0000	0	1		00001000000001110001 ALTO
89. 10001	1000	0000	0	1		00001000000001110001 BAJO
90.10010	1111	1000	0	1		00001000000001110001 ALTO
91. 10010	1111	1000	0	1		00001000000001110001 BAJO
92. 10010	1001	1010	0	1		00001000000001110001 ALTO
93 . 10010	1001	1010	0	1		00001000000001110001 BAJO
94. 10010	1101	1100	0	1		00001000000001110001 ALTO
95 . 10010	1101	1100	0	1		00001000000001110001 BAJO
96 . 10011	1001	1100	0	0		0001000000000000000 ALTO
97 . 10011	1001	1100	0	0		0001000000000000000 BAJO
98. 10100	1111	0000	0	0		0101000000000000000 ALTO
99. 10100	1111	0000	0	0		0101000000000000000 BAJO
100.	10101	0000	0000	0	0	0010000000000000000 ALTO
101.	10101	0000	0000	0	0	0010000000000000000 BAJO
102.	10110	0000	0000	0	0	00000000000000000000 ALTO
103.	10110	0000	0000	0	0	00000000000000000000 BAJO
104.	11000	0000	0000	0	0	00000000000000000000 ALTO
105.	11000	0000	0000	0	0	00000000000000000000 BAJO

4. Diagrama RTL


4.1. Memoria de código de función




4.2. Memoria de código de operación




4.3. Decodificador




4.4. Multiplexores







4.5. Nivel




4.6. Condición



4.7. Registro



4.8. Unidad de control



4.9. Arquitectura completa

