


i. Complete Table 1 from the simulation(Ripple adder)

A[3:0]	B[3:0]	Cin	Sum[3:0]	Cout
0001	0101	0	0110	0
0111	0111	0	1110	0
1000	0111	1	0000	1
1100	0100	0	0000	1
1000	1000	1	0001	1
1001	1010	1	0100	1
1111	1111	0	1110	1

i. Simulation waveform for the above test-cases




- i. Complete Table 2 from the simulation(Carry lookahead adder)


A[3:0]	B[3:0]	Cin	Sum[3:0]	Cout
0000	0101	0	0101	0
0101	0111	0	1100	0
1000	0111	1	0000	1
1001	0100	0	1101	0
1000	1000	1	0001	1
1101	1010	1	1000	1
1110	1111	0	1101	1

Table 2. Testcases for Carry Lookahead Adder Verification

- i. Simulation waveform for the above test-cases



i. Screenshots of the gate-level schematics for both the adder techniques



lab5 - [C:/Users/aaron/lab5/lab5.xpr] - Vivado 2020.2

File Edit Flow Tools Reports Window Layout View Help

write_bitstream Complete

Default Layout

Flow Navigator

- IP Catalog
- IP INTEGRATOR
 - Create Block Design
 - Open Block Design
 - Generate Block Design
- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
 - Report Methodology
 - Report DRC
 - Report Noise
 - Schematic
- SYNTHESIS
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented Design
- PROGRAM AND DEBUG

ELABORATED DESIGN - xc7a35tqpg236-1

Sources

- CLA_4bits
 - Nets (54)
 - Leaf Cells (38)
 - r1 (register_logic)

Source File Properties

Select an object to see properties

Project Summary

39 Cells 16 I/O Ports 54 Nets

Schematic

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAM	URAM	DSP	Start	Elapsed	Run Strategy
synth_1	constrs_1	synth_design Complete													11/5/21, 6:50 PM	00:00:30	Vivado Synthesis Defaults (Vivado Syn)
impl_1	constrs_1	write_bitstream Complete	NA	NA	NA	NA	0.000	0.081	0	4	5	0.0	0	0	11/5/21, 6:51 PM	00:01:13	Vivado Implementation Defaults (Vivado)