#### CS420 – Lecture 2

Raghavendra Kanakagiri Slides: Marc Snir

Spring 2023



# Recap

It's also a branch

sum = 0; structure

for (int i=1(i<=N;i++))

sum += A[i];

R0: sum R1 = i R2 = N R3 = addr (A)

100P

Ld R4, [R3]


add R0, R0, R4

add R1, R1, #1

add R3, R3, #4

cmp R1, R2

bne .100P





### Recap


Assembly

Machine Code

Next: Instruction Level Parallelism (ILP)







-> After 4 days, it appears as if a new house is constructed/completed every single day

-> Pipelvied

To construct n houses

←□▶←□▶←□▶←□▶
□▶←□▶←□▶←□▶
□

Speedup: 
$$5n$$


(5-1)+n


If n is say Imillion


Speedup =  $5m$ 
 $m+3$ 

For sufficiently large n,  $(5-1)$  is negligible

Speedup =  $5n$ 
 $m+3$ 







Instruction Level Parallelism Instruction Fetch IF 10 RF Initraction Decode Execute EX Kro mon WEM Waiteback WB

#### Branch Hazard


	ι	2	3	4	5	6	7	
II	IF				5 WB			
<b>1</b> 2			ı		WEN			
玛			IF	מו	EX	MEM	WB	
Ιų				IF				
								•

II: a=b+c I2: e=a+d I3: t=e\*3 I4: 9=d+h+a

#### Branch Hazard

```
if (2 20) }
                            a=b+c;
                             b=8+e;
                       else {
             王6:
     branch prediction
what if prediction is comp and operations modify the values?
```

# Memory Operation



### Recap


Pipelme Branches

Memory

- Pipeline increases throughput number of houses constructed per day
- Pipeline does not decrease latency (slightly increases it) time for coordination
- Pipeline enables more specialization (assembly line)

### Microprocessor pipeline

# Reducing Gate Delays Pipelined Processor



### Dependencies cause pipeline bubbles


- pipeline bubble: empty stage in pipeline
- con't compute in parallel. because ali] depends on ali-1]. Compute a[i]=a[i-1]\*s;assume only constrained resource is floating point pipeline.

### Dependencies cause pipeline bubbles


- *pipeline bubble:* empty stage in pipeline
- Compute
   a[i]=a[i-1]\*s;
   assume only
   constrained resource is
   floating point pipeline.
- Dependency distance one implies only one stage of the pipeline is utilized (utilization 1/m, if pipeline has depth m)

### Dependencies cause pipeline bubbles

- pipeline bubble: empty stage in pipeline
- Compute
   a[i]=a[i-1]\*s;
   assume only
   constrained resource is
   floating point pipeline.
- Dependency distance one implies only one stage of the pipeline is utilized (utilization 1/m, if pipeline has depth m)




## Dependency distance 2, utilization 2/m



# Dependency distance 3, utilization 3/m; ...





### True Dependences

```
for(i=2;i<N;i++)
a[i]=s*a[i-2];
```

- Loop dependence: iteration i depends on iteration i-2 (dependence distance 2).
- $\Rightarrow$  Can compute at same time iteration *i* and i-1, but no more.
- Need to optimize code, in order to compute simultaneously two iterations

```
unroll to reduce branches

for (i=2; i< N-1; i+=2) {
a[i]=s*a[i-2]; more instructions in a[i+1]=s*a[i-1] a branch. Anel }
if (N\%2) a[N-1]=s*a[N-3]
parabel.
```

- More efficient code: Fewer branches, can pipeline (but need extra code to handle odd N); good if N is large
- Compiler will do this loop unrolling on its own, if possible (with higher optimization levels)
- True Dependence: Read after write (RAW)
   producer/consumer dependence Later iteration uses result of previous iteration.

not necessary in one step.

#### False dependences 1

```
for(i=0;i<N;i++)
a[i]=s*a[i+1];
```

- Anti dependence: Write after read (WAR) Later iteration updates variable used by earlier iteration. Seems to prevent pipelining
- Not "true dependence" can be avoided by using temporary variables:

```
for (i=0; i<N; i+=2) {
t1=a[i+1];
t2=a[i+2];
a[i] = s*t1;
a[i+1]=s*t2;
}
Then modifying a [i+1] won't

affect a [i].

There are cases complier (an't automatically do
it.
```

- Compiler will do this, using registers as temporary variables
- Code can be unrolled 3,4,... times; but, if unroll too much, may not have enough registers (register pressure)

### False dependences 2

```
for(i=0;i<N;i++)
s=a[i];
```

- Output dependence: Write after write (WAW) –Updates need to occur in the right order
- Can be (usually) avoided by not performing first write:

```
s=a[N-1];
```

### Register renaming

```
to learn assembly
                                                    900 processer
1.ldr r1,[#1024]
2.add r1, r1, #2
                                           Problem: Number of registers small (e.g., 16) -
3.str r1, [#148]
                                           compiler runs out of registers for more
4.ldr r1, [#2090]
                                           complicated code.
5.add r1, r1, #4
6.str r1 [#3000]
                                           Solution: Hardware uses "hidden" registers
                                           during execution
have false (WAR) dependence on register r1
                                           1.ldr r1, [#1024]
Compiler can solve problem by using another
                                           2.add r1, r1, #2
register
                                           3.str r1, [#148]
1.ldr r1,[#1024]
                                           \\ hardware allocates a new copy
2.add r1, r1, #2
                                           \\ of r1; new copy used subsequently
3.str r1, [#148]
                                           4.ldr r1, [#2090]
4.ldr r2, [#2090]
                                           5.add r1, r1, #4
5.add r2, r2, #4
                                           6.str r1 [[#3000]
6.str r2 [[#3000]
```

4-5-6 can execute concurrently with 1-2-3

#### Control dependence

- Whether iteration i + 1 executes depends on the result of the test in iteration i.
- Can start, speculatively, to execute iteration i + 1 e.g., load a[i+1][\*] as long as speculation can be undone, if wrong.
- Processors do branch prediction and speculate on the most likely branch

#### Loop fusion

```
for(i=0;i<N;i++)
    a[i]=a[i]+b[i];
for(i=0;i<N;i++)
    b[i]=b[i]*s;

We fuse the two loops
for(i=0;i<N;i++) {
    a[i]=a[i]+b[i];
    b[i]=b[i]*s;
}</pre>
```

Loop fusion

# fetch U

- reduces number of branches;
- usually reduce number of loads (b[i] will be loaded only once);

false dependencyenable further optimizations

## Optimize?

```
#include <stdlib.h>
#define N 25
#define s 27
int main() {
  int i;
  int a[N];
  a[0]=1;
  for(i=1; i<N; i++) {
    a[i]=s+a[i-1];
  }
  return 0;
}</pre>
```

#### Avoid memory accesses

Running time improved by  $\times 4$  Do not need to wait for store to complete before starting next operation.

< ロ ト 4 個 ト 4 差 ト 4 差 ト ラ へ © ...

CS420 – Lecture 2

#### **Optimizations**

- Loop unrolling can be done manually; a good optimizing compiler will do it automatically
- Register renaming is done by hardware no need to do it
- Loop fusion can be done manually; good optimizing compiler will do it automatically
- Branch prediction is done by hardware
- Executing loads earlier compiler optimization
- Hardware can also provide out-of-order execution: If instruction will surely execute (no branch) and is ready to execute (no dependence) that is can be executed out of order
- Hardware can provide *speculative execution* (e.g., with branch prediction). If speculation turns out wrong, it is undone.