Project No: A2285-251

# Hardware-Software Co-Design For Large Language Model

**Submitted by: Yap Chen Kit**

**Supervisor: Professor Chang Chip Hong**

**Co-supervisor: Koca Nazim Altar**

School of Electrical and Electronic Engineering

A final year project report presented to Nanyang Technological University
in partial fulfilment of the requirements for the
Degree of Bachelor of Engineering

2026

# Contents

**Abstract** iv

**Acknowledgement** v

**Acronyms** vi

**Symbols** vii

**List of Figures** vii

**List of Tables** viii

**1 Introduction** 1

1.1 Motivations . . . . . 1

1.2 Objectives and Scope . . . . . 2

1.3 Organisation of Report . . . . . 2

**2 Literature Review** 3

2.1 Transformer Model Architecture . . . . . 3

2.2 TinyLlama Model Architecture . . . . . 4

2.2.1 Token Embeddings . . . . . 5

2.2.2 Rotary Positional Embedding . . . . . 6

2.2.3 RMSNorm . . . . . 7

2.2.4 Grouped-Query Self-Attention . . . . . 7

2.2.5 SwiGLU Feed-Forward Network . . . . . 9

2.3 Efficient Attention Mechanisms . . . . . 10

2.3.1 Sparse Transformer . . . . . 10

2.3.2 BlockBERT . . . . . 11

2.3.3 Performer . . . . . 11

2.3.4 Linear Transformer . . . . . 12

2.4 FPGA Acceleration of Neural Networks . . . . . 12

2.5 Quantisation for Efficient Inference . . . . . 13

2.6 HLS-Based Hardware Design . . . . . 13

2.6.1 Pipelining and the Initiation Interval . . . . . 13

2.6.2 Scaling Transformations: Unrolling and Dataflow . . . . . 14
2.6.3 Memory Transformations . . . . . 15

**3 System Architecture and Design 16**
3.1 Top-Level System Overview . . . . . 16
3.2 Hardware/Software Partitioning . . . . . 17
3.3 Memory Architecture . . . . . 18
3.4 Quantisation Scheme . . . . . 20

**4 Implementation 22**
4.1 HLS Kernel Development Environment . . . . . 22
4.2 Matrix–Vector Multiplication Kernel . . . . . 22
4.3 Pragma Optimisation Strategy . . . . . 23
4.3.1 Array Partitioning . . . . . 23
4.3.2 Loop Unrolling . . . . . 24
4.4 RMSNorm Implementation . . . . . 24
4.5 Attention Kernel Implementation . . . . . 24
4.6 Host Software and XRT Driver Layer . . . . . 25
4.7 Vivado Integration and Bitstream Generation . . . . . 25

**5 Results and Discussion 26**
5.1 Experimental Setup . . . . . 26
5.2 HLS Synthesis Results . . . . . 26
5.3 Functional Verification . . . . . 27
5.4 Inference Performance . . . . . 27
5.5 Energy Efficiency . . . . . 27
5.6 Comparison Against Prior Work . . . . . 28
5.7 Discussion . . . . . 28

**6 Conclusion and Future Work 29**
6.1 Conclusion . . . . . 29
6.2 Recommendations for Future Work . . . . . 30

**Reflection on Learning Outcome Attainment 31**

**Acknowledging/Declaring the Use of GAI 32**

**References 32**

**A HLS Kernel Source Code 33**

**B Vivado Synthesis and Implementation Reports** **34**

**C Quantisation Calibration Data** **35**

# Abstract

Small-scale large language models (LLMs) such as TinyLlama-1.1B have emerged as a compelling class of compact transformer models that deliver meaningful natural language understanding capabilities within a fraction of the memory footprint of frontier models such as GPT-4. Yet even at the billion-parameter scale, these models impose substantial computational demands that limit their deployment in embedded and edge environments.

Currently, these language models are mostly deployed on Graphics Procesing Units (GPU). However, GPU inference is energy-intensive and memory-bandwidth-bound, particularly during the autoregressive decode phase since the time and memory complexity of self-attention are quadratic in sequence length.

Field-programmable gate arrays (FPGAs) offer a compelling alternative to GPU-based inference by providing reconfigurable hardware with low power consumption and predictable latency. But mapping a billion-parameter transformer to resource-constrained FPGA fabric presents significant challenges in quantization, memory tiling, and hardware-software partitioning.

This project starts off with a comprehensive profiling of a RTX4060 Laptop GPU running a pytorch inference of the Llama 2-based TinyLlama 1.1B model from HuggingFace with default GPU kernel settings to observe for bottlenecks and to measure propotion of wall-clock time required by the self-attention and feed-forward layer during the forward pass. Based on the results, an FPGA-based accelerator is proposed to accelerate the architecture of the Tinyllama model. For this project, emphasis is placed on the hardware implementation and optimization of the self attention layer and the feed-forward layer.

This project implements and optimises the inference pipeline of TinyLlama-1.1B on the Xilinx ZCU102 FPGA platform using Vitis High-Level Synthesis (HLS). The core transformer components – including RMSNorm, matrix–vector multiplication, multi-head attention, and the SwiGLU feed-forward network – were implemented as quantised INT8 HLS kernels.

(The results demonstrate that FPGA acceleration with INT8 quantisation achieves competitive inference performance while operating within the ZCU102's resource budget, validating the viability of transformer-based language model deployment on reconfigurable hardware.)

# Acknowledgement

I would like to express my sincere gratitude to Professor Chang Chip Hong for being my supervisor and giving me multiple chances to explore different research areas since my second year until my final year of undergraduate studies, and allowing me to pursue this topic as my FYP.

I would also like to thank my co-supervisor, Koca Nazim Altar, for supporting me during my final year project, in addition to his full-time job and his PhD tasks. His guidance have helped me overcome technical and mental roadblocks with his kindness and expertise. Altar have provided me valuable knowledge that helped bring this project to fruition.

Yap Chen Kit
May 2026

# Acronyms

| | |
|---|---|
| AXI | Advanced eXtensible Interface |
| BRAM | Block Random Access Memory |
| DDR | Double Data Rate (SDRAM) |
| DMA | Direct Memory Access |
| DSP | Digital Signal Processor |
| FIFO | First-In, First-Out |
| FPGA | Field-Programmable Gate Array |
| FF | Flip-Flop |
| GeLU | Gaussian Error Linear Unit |
| GPU | Graphics Processing Unit |
| HLS | High-Level Synthesis |
| II | Initiation Interval |
| INT8 | 8-bit Integer |
| IP | Intellectual Property (core) |
| LLM | Large Language Model |
| LUT | Look-Up Table |
| MHA | Multi-Head Attention |
| MLP | Multi-Layer Perceptron |
| NPU | Neural Processing Unit |
| PL | Programmable Logic |
| PS | Processing System |
| PTQ | Post-Training Quantisation |
| QKV | Query, Key, Value |
| ReLU | Rectified Linear Unit |
| RMSNorm | Root Mean Square Layer Normalisation |
| RTL | Register-Transfer Level |
| SoC | System-on-Chip |
| SwiGLU | Swish-Gated Linear Unit |
| XRT | Xilinx Runtime |
| ZCU102 | Zynq UltraScale+ MPSoC Evaluation Board (ZCU102) |

# Symbols

| *Symbol* | *Description* |
|---|---|
| $d_{\text{model}}$ | Hidden dimension of the model (2048 for TinyLlama-1.1B) |
| $d_{\text{ff}}$ | Feed-forward network hidden dimension |
| $d_k$ | Dimension of each attention head |
| $L$ | Number of transformer layers |
| $H$ | Number of attention heads |
| $V$ | Vocabulary size |
| $T$ | Sequence length (number of tokens) |
| $W_Q, W_K, W_V$ | Query, Key, Value projection weight matrices |
| $W_O$ | Output projection weight matrix |
| $Q, K, V$ | Query, Key, Value activation matrices |
| softmax | Softmax normalisation function |
| $s$ | Quantisation scale factor |
| $z$ | Quantisation zero-point offset |
| $b$ | Number of quantisation bits |
| $\hat{x}$ | Quantised representation of variable $x$ |
| II | Initiation interval of a pipelined loop (clock cycles) |
| $f_{\text{clk}}$ | Clock frequency (MHz) |
| $N_{\text{LUT}}$ | Number of look-up tables consumed |
| $N_{\text{DSP}}$ | Number of DSP blocks consumed |
| $P$ | Power consumption (mW) |

# List of Figures

2.1 Connectivity matrices for full attention (a), Sparse Transformer with strided pattern (b), and Sparse Transformer with fixed pattern (c). In (b) and (c), full connectivity between all elements is preserved when the two attention heads are computed sequentially, while sparsity in each individual head leads to significantly reduced computation **PLACEHOLDER**. 11

2.2 Pipeline characteristics showing latency $L$, initiation interval $I$, and total cycle count $C = L + I(N-1)$ for $N$ inputs **PLACEHOLDER**. . 14

2.3 Horizontal unrolling, vertical unrolling, and dataflow as means to increase parallelism. Rectangles represent buffer space such as registers or on-chip RAM. (a) Before any transformation. (b) Horizontal unrolling: four independent inputs processed in parallel. (c) Vertical unrolling: one input combined with multiple buffered values. (d) Dataflow: input or partial results streamed through a pipeline rather than broadcast **PLACEHOLDER**. . . . . 14

# List of Tables

2.1 TinyLlama-1.1B architectural hyperparameters **PLACEHOLDER**. . 4

3.1 Hardware/software partitioning of the TinyLlama inference pipeline. Operations marked PL are executed in the programmable logic accelerator kernel; operations marked PS run on the ARM Cortex-A53. . . 18

3.2 Memory hierarchy of the TinyLlama inference accelerator on the ZCU102. Weight and KV cache sizes are after INT8 quantisation. On-chip buffers are reused across all 22 layers. . . . . 20

5.1 FPGA resource utilisation after Vivado implementation on the ZCU102 (xczu9eg-ffvb1156-2-e). Percentages are relative to total available resources on the device. . . . . 26

5.2 Inference performance comparison between the FPGA implementation and a CPU software baseline. Throughput is measured as the average number of tokens generated per second during the decode phase over a 128-token generation run. . . . . 27

5.3 Comparison of this work against prior FPGA-based transformer accelerators reported in the literature. . . . . 28

# Chapter 1 Introduction

## 1.1 Motivations

Large language models (LLMs) have demonstrated excellent capabilities across a wide range of natural language understanding and generation tasks, but their deployment in resource-constrained environments remains a significant challenge **PLACEHOLDER**. State-of-the-art large language models (LLMs) such as GPT-4 and LLaMA require tens or hundreds of gigabytes of memory and specialised GPU clusters to achieve practical inference throughput, making them inaccessible for embedded, edge, and real-time applications.

The llama 2-based TinyLlama-1.1B model **PLACEHOLDER** represents a class of small-scale LLMs that seek to balance capability with deployability. With only 1.1 billion parameters, TinyLlama retains competitive performance on common benchmarks while fitting within a much smaller memory footprint. But even at this scale, running inference on a conventional CPU is far too slow for real-time use, and GPUs consume too much power for battery-operated or always-on deployments.

Field-programmable gate arrays (FPGAs) offer a compelling alternative. Unlike ASICs, FPGAs are reconfigurable. The hardware can be modified precisely to the computational patterns of a specific model, enabling high-throughput, low-latency inference at a fraction of the power cost of a GPU **PLACEHOLDER**.

There are two inefficiencies of GPU-based inference. First, autoregressive decode is memory-bandwidth-bound. Each decode step must reload the full model weights from DRAM to perform matrix–vector multiplications against a single token, yet profiling of TinyLlama-1.1B on an RTX 4060 Laptop GPU reveals low memory bandwidth utilisation as the remainder is lost to kernel launch overhead and memory access latency between hundreds of fine-grained CUDA kernel invocations per step. Second, the GPU runtime cannot fuse operations across transformer sub-layers. RMSNorm, matrix–vector multiplication, and activation functions are peformed as separate kernels, each incurring CPU-to-GPU scheduling latency and cache eviction between them.

An FPGA accelerator eliminates both inefficiencies simultaneously. The weight data flows directly through a statically scheduled pipeline without repeated DRAM round-trips, and the entire transformer sub-layer (normalisation, projection, and activation) can be implemented as a single fused datapath with no inter-kernel overhead.

## 1.2 Objectives and Scope

The general objective of this project is to implement an AI accelerator by implementing and optimizing the inference pipeline of TinyLlama-1.1B on the Xilinx ZCU102 evaluation board using Vitis HLS. Due to the complexity of the ZCU102 board, we begin our initial kernel design by targeting the KRIA KR260 FPGA board. Since the KRIA KR260 FPGA have insufficient resource to implement the TinyLlama model, we decided to start with a scaled-down version of the model's dimensions.

To understand the bottleneck of AI model inference which will be targeted for acceleration, literature review is performed and profiliers are used to obtain performance metrics from Nvidia's RTX4060 Laptop GPU. Then, a simple matrix multiplication kernel is first implemented with High-Level Synthesis (HLS). By the end of the project, a fused kernel consisting of the self-attention and feed-forward layer of the TinyLlama archietecture is implemented and synthesized on an FPGA.

## 1.3 Organisation of Report

The remainder of this report is organised as follows. Chapter 2 reviews the relevant literature on FPGA-based transformer acceleration, INT8 quantisation techniques, and related HLS optimisation strategies. Chapter 3 presents the overall system architecture and the design decisions made at the hardware level. Chapter 4 describes the detailed implementation of each HLS kernel and the software driver layer. Chapter 5 presents the experimental results including resource utilisation, performance benchmarks, and comparison against baseline systems. Chapter 6 draws conclusions and identifies directions for future work.

# Chapter 2 Literature Review

## 2.1 Transformer Model Architecture

The transformer, introduced by Vaswani et al. **PLACEHOLDER**, departed from the recurrent architectures that had dominated sequence modelling by replacing recurrence entirely with a mechanism called self-attention. In the original formulation, the model consisted of two stacks. An encoder that reads the full input sequence in parallel, and a decoder that generates the output sequence one token at a time while attending to the encoder's representations.

For language modelling and text generation, the decoder stack alone is sufficient. In a decoder-only transformer, the model is trained to predict the next token given all previous tokens. At inference time, the model operates autoregressively, where it processes a prompt, generates one token, appends that token to its context, and repeats until the desired output length is reached. TinyLlama follows this decoder-only paradigm.

The flow of data through a single decoder-only forward pass proceeds as follows. An input sequence of tokens is first mapped to continuous vector representations by an embedding lookup, yielding a matrix $\mathbf{X} \in \mathbb{R}^{T \times d_{\text{model}}}$ where $T$ is the sequence length and $d_{\text{model}}$ is the hidden dimension. Positional information is then injected, either through a fixed sinusoidal encoding as in the original transformer or through a learned rotary scheme as used in TinyLlama. This embedding matrix is then passed through $L$ identical transformer layers stacked in sequence. Within each layer, the representation first passes through a normalisation step, then through a multi-head self-attention (MHA) sub-layer, with a residual connection adding the layer's input back to its output. The result is normalised again and passed through a feed-forward network (FFN) sub-layer, again with a residual connection. After all $L$ layers, the final hidden states are projected to the vocabulary dimension by a linear layer called the language model (LM) head, and a softmax function converts the resulting logits to a probability distribution over the vocabulary. The token with the highest probability (or a sampled token) becomes the next output.

The self-attention mechanism is what gives the transformer its expressive power, but it also creates the dominant challenge for hardware accelerators. During the prefill phase, when the model processes the full input prompt in one pass, the computation is

dense and GPU-friendly, as all sequence positions are processed in parallel, achieving high arithmetic throughput. During the autoregressive decode phase, the model processes a single new token per step while attending over all previously generated tokens stored in a key–value (KV) cache. This single-token operation is memory-bandwidth-bound rather than compute-bound. The GPU must load the full model weight matrices from DRAM on every step despite performing only a small fraction of the arithmetic those weights could theoretically support.

## 2.2 TinyLlama Model Architecture

TinyLlama-1.1B **PLACEHOLDER** is a compact, open-source, decoder-only language model developed by Zhang et al. at the Singapore University of Technology and Design. Despite its relatively small parameter count of 1.1 billion, TinyLlama achieves competitive performance on commonsense reasoning and problem-solving benchmarks.

TinyLlama adopts the LLaMA-2 architecture **PLACEHOLDER** with several modifications over the original transformer. Table 2.1 summarises the key architectural hyperparameters. The model uses a hidden dimension $d_{\text{model}} = 2048$, an intermediate feed-forward dimension of 5632, 32 transformer layers, and a vocabulary of 32,000 tokens. Four architectural choices distinguish TinyLlama from the vanilla transformer described in section 2.1: rotary positional embeddings (RoPE), pre-normalisation with RMSNorm, the SwiGLU activation function in the feed-forward sub-layer, and grouped-query attention (GQA). Each of these is briefly introduced here and examined in detail in the subsections that follow.

Table 2.1: TinyLlama-1.1B architectural hyperparameters **PLACEHOLDER**.

| Hyperparameter | Value |
|---|---|
| Parameters | 1.1B |
| Hidden dimension $d_{\text{model}}$ | 2,048 |
| FFN intermediate dim | 5,632 |
| Number of layers $L$ | 22 |
| Query heads | 32 |
| KV head groups (GQA) | 4 |
| Context length | 2,048 tokens |
| Vocabulary size | 32,000 |

**Rotary Positional Embedding (RoPE).** Unlike the absolute sinusoidal positional encodings added to the input embeddings in the original transformer, RoPE **PLACEHOLDER** encodes positional information by rotating the query and key vectors in the attention

computation.

**Pre-normalisation with RMSNorm.** The original transformer applied layer normalisation after each sub-layer (post-norm). TinyLlama, following LLaMA-2, applies normalisation before each sub-layer (pre-norm). The normalisation function used is RMSNorm **PLACEHOLDER**, a simplified variant of LayerNorm that omits the mean-centring step, reducing the number of passes over the input vector and lowering hardware implementation complexity.

**SwiGLU Feed-Forward Network.** The feed-forward sub-layer in TinyLlama replaces the standard two-layer ReLU MLP with the SwiGLU variant **PLACEHOLDER**, which introduces a gating mechanism. The input is projected into two parallel streams, one of which is passed through the Swish activation function and then element-wise multiplied with the other.

**Grouped-Query Attention (GQA).** Standard multi-head attention computes separate key and value projections for each of the 32 query heads, resulting in a KV cache that grows as $O(L \cdot H \cdot T \cdot d_k)$ with sequence length $T$. TinyLlama reduces this overhead by sharing key and value representations across groups of query heads, using only 4 KV head groups for 32 query heads **PLACEHOLDER**. This reduces the KV cache size by a factor of 8, which is significant for memory- constrained FPGA deployment.

### 2.2.1 Token Embeddings

The first operation in every forward pass converts discrete token indices into continuous vector representations. The model maintains an embedding matrix $\mathbf{E} \in \mathbb{R}^{V \times d_{\text{model}}}$, where $V$ is the vocabulary size and $d_{\text{model}}$ is the hidden dimension. For TinyLlama, $V = 32{,}000$ and $d_{\text{model}} = 2{,}048$. Given an input sequence of $T$ token indices $[t_1, t_2, \ldots, t_T]$, the embedding lookup produces:

$$\mathbf{X} = \begin{bmatrix} \mathbf{e}_{t_1} \\ \mathbf{e}_{t_2} \\ \vdots \\ \mathbf{e}_{t_T} \end{bmatrix} \in \mathbb{R}^{T \times d_{\text{model}}} \tag{2.1}$$

where $\mathbf{e}_{t_i}$ denotes the $t_i$-th row of $\mathbf{E}$. Each row is a $d_{\text{model}}$-dimensional dense vector learned during pretraining that positions semantically similar tokens close together in the embedding space.

**Space complexity.** The embedding matrix requires $V \times d_{\text{model}}$ parameters. In FP32 this amounts to $32{,}000 \times 2{,}048 \times 4 = 262\,\text{MB}$. This is one of the larger weight tensors in the model and is a candidate for quantisation since its access pattern during inference, consisting of one row lookup per generated token, is entirely memory-bound.

**Time complexity.** The lookup itself is $\mathcal{O}(T)$ since it is a table index operation with no arithmetic; however, the subsequent layers treat $\mathbf{X}$ as a dense matrix and all downstream costs scale with $T \times d_{\text{model}}$.

### 2.2.2 Rotary Positional Embedding

Because the self-attention mechanism is permutation-invariant, treating the input as a set of vectors with no inherent order, the model must be given some means of distinguishing position $m$ from position $n$. TinyLlama uses Rotary Positional Embedding (RoPE) **PLACEHOLDER**, which encodes position by rotating the query and key vectors inside each attention head.

For a query or key vector $\mathbf{q} \in \mathbb{R}^{d_k}$ at sequence position $m$, RoPE applies a block-diagonal rotation matrix $\mathbf{R}_m \in \mathbb{R}^{d_k \times d_k}$:

$$\mathbf{R}_m = \begin{bmatrix} \cos m\theta_1 & -\sin m\theta_1 & & & \\ \sin m\theta_1 & \cos m\theta_1 & & & \\ & & \cos m\theta_2 & -\sin m\theta_2 & \\ & & \sin m\theta_2 & \cos m\theta_2 & \\ & & & & \ddots \end{bmatrix} \tag{2.2}$$

where $\theta_i = 10000^{-2(i-1)/d_k}$ for $i = 1, \ldots, d_k/2$ are base frequencies that decrease geometrically, allowing different pairs of dimensions to encode position at different scales. The rotated query is then $\tilde{\mathbf{q}}_m = \mathbf{R}_m \mathbf{q}_m$. A key property is that the inner product between a rotated query at position $m$ and a rotated key at position $n$ depends only on the relative offset $m - n$:

$$\tilde{\mathbf{q}}_m^\top \tilde{\mathbf{k}}_n = \mathbf{q}_m^\top \mathbf{R}_m^\top \mathbf{R}_n \mathbf{k}_n = \mathbf{q}_m^\top \mathbf{R}_{n-m} \mathbf{k}_n \tag{2.3}$$

In practice, the block-diagonal structure of $\mathbf{R}_m$ means the rotation is implemented efficiently as element-wise multiplication with precomputed cos and sin tables, avoiding any explicit matrix-matrix product.

**Space complexity.** The only parameters are the precomputed cos and sin tables of shape $T_{\max} \times d_k/2$, which for TinyLlama ($T_{\max} = 2{,}048$, $d_k = 64$) requires $2 \times 2{,}048 \times 32 \times 4 = 0.5\,\text{MB}$ in FP32, which is negligible relative to the weight matrices. No learned parameters are introduced by RoPE.

**Time complexity.** Applying RoPE to all query and key vectors across all heads costs $\mathcal{O}(T \times H \times d_k)$ per layer, where $H$ is the number of heads. This is linear in sequence length and dominated in practice by the attention computation that follows.

### 2.2.3 RMSNorm

Normalisation is applied before each sub-layer in TinyLlama (pre-norm). TinyLlama uses Root Mean Square Layer Normalisation (RMSNorm) **PLACEHOLDER**, which normalises by the RMS of the input vector.

For an input vector $\mathbf{x} \in \mathbb{R}^{d_{\text{model}}}$, RMSNorm computes:

$$\text{RMS}(\mathbf{x}) = \sqrt{\frac{1}{d_{\text{model}}} \sum_{i=1}^{d_{\text{model}}} x_i^2 + \varepsilon} \tag{2.4}$$

$$\text{RMSNorm}(\mathbf{x}) = \frac{\mathbf{x}}{\text{RMS}(\mathbf{x})} \odot \mathbf{g} \tag{2.5}$$

where $\mathbf{g} \in \mathbb{R}^{d_{\text{model}}}$ is a learned element-wise scale vector and $\varepsilon$ is a small constant for numerical stability. Applied to the full sequence matrix $\mathbf{X} \in \mathbb{R}^{T \times d_{\text{model}}}$, RMSNorm is applied independently to each row:

$$\text{RMSNorm}(\mathbf{X}) = \begin{bmatrix} \frac{\mathbf{x}_1}{\text{RMS}(\mathbf{x}_1)} \\ \frac{\mathbf{x}_2}{\text{RMS}(\mathbf{x}_2)} \\ \vdots \\ \frac{\mathbf{x}_T}{\text{RMS}(\mathbf{x}_T)} \end{bmatrix} \odot \mathbf{1}_T \mathbf{g}^\top \tag{2.6}$$

**Space complexity.** Each RMSNorm layer stores one scale vector $\mathbf{g}$ of length $d_{\text{model}} = 2{,}048$. With $2L = 44$ normalisation layers across 22 transformer layers (one before attention, one before FFN), the total RMSNorm parameter count is $44 \times 2{,}048 \times 4 = 0.36\,\text{MB}$ in FP32, which is negligible. The intermediate squared accumulation during the RMS computation must be performed at sufficient precision to avoid overflow, which in FP32 poses no issue but becomes a consideration under INT8 quantisation.

**Time complexity.** Computing RMSNorm for a single token vector requires one pass over $d_{\text{model}}$ elements for the squared sum, a square root, and one element-wise multiply, giving $\mathcal{O}(d_{\text{model}})$ operations per token and $\mathcal{O}(T \times d_{\text{model}})$ for a full sequence. The data dependency, specifically that the normalisation factor cannot be computed until all $d_{\text{model}}$ elements have been read, means that RMSNorm introduces a reduction bottleneck that limits pipeline depth in hardware.

### 2.2.4 Grouped-Query Self-Attention

Self-attention is the mechanism that allows each token representation to gather information from all other tokens in the sequence. In the standard multi-head attention

(MHA) formulation **PLACEHOLDER**, the input $\mathbf{X} \in \mathbb{R}^{T \times d_{\text{model}}}$ is linearly projected into $H$ sets of query, key, and value vectors:

$$\mathbf{Q} = \mathbf{X}\mathbf{W}_Q, \quad \mathbf{K} = \mathbf{X}\mathbf{W}_K, \quad \mathbf{V} = \mathbf{X}\mathbf{W}_V \tag{2.7}$$

where $\mathbf{W}_Q \in \mathbb{R}^{d_{\text{model}} \times d_{\text{model}}}$, $\mathbf{W}_K \in \mathbb{R}^{d_{\text{model}} \times d_{\text{model}}}$, and $\mathbf{W}_V \in \mathbb{R}^{d_{\text{model}} \times d_{\text{model}}}$ in the standard MHA case. Each of the $H = 32$ heads operates on a $d_k = d_{\text{model}}/H = 64$-dimensional slice. The attention output for head $h$ is:

$$\text{Attention}(\mathbf{Q}_h, \mathbf{K}_h, \mathbf{V}_h) = \text{softmax}\left(\frac{\mathbf{Q}_h \mathbf{K}_h^\top}{\sqrt{d_k}} + \mathbf{M}\right)\mathbf{V}_h \tag{2.8}$$

where $\mathbf{M} \in \mathbb{R}^{T \times T}$ is the causal mask that sets future positions to $-\infty$ before the softmax, enforcing the autoregressive constraint that position $i$ may only attend to positions $\leq i$. The outputs of all $H$ heads are concatenated and projected back to $d_{\text{model}}$ via an output weight matrix $\mathbf{W}_O \in \mathbb{R}^{d_{\text{model}} \times d_{\text{model}}}$:

$$\mathbf{Y}_{\text{attn}} = \text{Concat}(\text{head}_1, \ldots, \text{head}_H)\,\mathbf{W}_O \tag{2.9}$$

TinyLlama replaces standard MHA with Grouped-Query Attention (GQA) **PLACEHOLDER**. Rather than maintaining $H$ independent key and value projections, GQA uses $G = 4$ KV head groups shared across the $H = 32$ query heads, meaning every 8 query heads share the same key and value representations. The KV projection matrices are therefore reduced:

$$\mathbf{W}_K, \mathbf{W}_V \in \mathbb{R}^{d_{\text{model}} \times (G \cdot d_k)} = \mathbb{R}^{2048 \times 256} \tag{2.10}$$

During autoregressive generation, the key and value tensors for all past positions must be stored in a KV cache so they are not recomputed on every decode step. In standard MHA the cache grows as $2 \times L \times T \times H \times d_k$ per sequence. GQA reduces this by the ratio $H/G = 8$, giving a KV cache of size $2 \times L \times T \times G \times d_k$ elements. For TinyLlama at the maximum context length ($L = 22$, $T = 2{,}048$, $G = 4$, $d_k = 64$) in FP32, this amounts to:

$$2 \times 22 \times 2{,}048 \times 4 \times 64 \times 4\,\text{bytes} = 90.2\,\text{MB} \tag{2.11}$$

compared to 721.8 MB that full MHA would require, which represents an $8\times$ reduction that is critical for on-chip buffering in FPGA deployment.

**Space complexity.** The four attention weight matrices $(\mathbf{W}_Q, \mathbf{W}_K, \mathbf{W}_V, \mathbf{W}_O)$ per layer total $(d_{\text{model}}^2 + 2 \cdot d_{\text{model}} \cdot G d_k + d_{\text{model}}^2)$ parameters. For TinyLlama per layer: $(2048^2 +$

$2 \times 2048 \times 256 + 2048^2) \times 4 = 42.5\,\text{MB}$ in FP32 per layer, or 935 MB across all 22 layers.

**Time complexity.** The Q, K, V projections each require $\mathcal{O}(T \times d_{\text{model}}^2)$ operations during prefill. The scaled dot-product $\mathbf{Q}_h\mathbf{K}_h^\top$ costs $\mathcal{O}(T^2 \times d_k)$ per head and $\mathcal{O}(H \times T^2 \times d_k) = \mathcal{O}(T^2 \times d_{\text{model}})$ in total, which is the quadratic-in-$T$ cost that makes long-context inference expensive. During decode (single new token $t = 1$), the projection costs reduce to $\mathcal{O}(d_{\text{model}}^2)$, and the attention reduces to $\mathcal{O}(T_{\text{cache}} \times d_{\text{model}})$ where $T_{\text{cache}}$ is the current KV cache length.

### 2.2.5 SwiGLU Feed-Forward Network

Each transformer layer contains a position-wise feed-forward network (FFN) applied independently to each token's representation after the attention sub-layer. TinyLlama uses the SwiGLU variant **PLACEHOLDER**, which replaces the single hidden projection with two parallel streams. One passes through the Swish activation function and the other acts as a multiplicative gate, with both combined before the output projection. Concretely, for a token vector $\mathbf{x} \in \mathbb{R}^{d_{\text{model}}}$:

$$\text{Swish}(\mathbf{z}) = \mathbf{z} \odot \sigma(\mathbf{z}) \tag{2.12}$$

$$\text{FFN}_{\text{SwiGLU}}(\mathbf{x}) = \Big(\text{Swish}(\mathbf{x}\mathbf{W}_1) \odot \mathbf{x}\mathbf{W}_3\Big)\mathbf{W}_2 \tag{2.13}$$

where $\sigma(\cdot)$ is the sigmoid function, $\mathbf{W}_1, \mathbf{W}_3 \in \mathbb{R}^{d_{\text{model}} \times d_{\text{ff}}}$ are the gate and up projection matrices respectively, and $\mathbf{W}_2 \in \mathbb{R}^{d_{\text{ff}} \times d_{\text{model}}}$ is the down projection. For TinyLlama, $d_{\text{ff}} = 5{,}632$. Applied to the full sequence in matrix form:

$$\mathbf{Y}_{\text{ffn}} = \Big(\underbrace{\big(\mathbf{X}\mathbf{W}_1\big) \odot \sigma\big(\mathbf{X}\mathbf{W}_1\big)}_{\text{Swish gate}:T \times d_{\text{ff}}} \odot \underbrace{\mathbf{X}\mathbf{W}_3}_{\text{up proj}:T \times d_{\text{ff}}}\Big) \underbrace{\mathbf{W}_2}_{d_{\text{ff}} \times d_{\text{model}}} \tag{2.14}$$

The element-wise gating in Equation 2.14 means that the effective hidden representation at each position is modulated by a learned sigmoid gate. Note that SwiGLU introduces three weight matrices per FFN layer rather than two, which increases the parameter count but allows $d_{\text{ff}}$ to be set smaller than in a standard two-layer MLP to maintain comparable total parameter count.

**Space complexity.** The three FFN weight matrices per layer total $2 \times d_{\text{model}} \times d_{\text{ff}} + d_{\text{ff}} \times d_{\text{model}} = 3 \times d_{\text{model}} \times d_{\text{ff}}$ parameters. For TinyLlama: $3 \times 2{,}048 \times 5{,}632 \times 4 = 138.4\,\text{MB}$ per layer in FP32, or 3,045 MB across all 22 layers. The FFN layers collectively constitute the largest weight component of the model, making them the highest-priority target for INT8 quantisation.

**Time complexity.** Each of the three matrix multiplications costs $\mathcal{O}(T \times d_{\text{model}} \times d_{\text{ff}})$ operations. During prefill the total FFN cost is $\mathcal{O}(T \times d_{\text{model}} \times d_{\text{ff}})$ per layer, and during decode ($T = 1$) it reduces to $\mathcal{O}(d_{\text{model}} \times d_{\text{ff}})$, reducing to a matrix-vector multiply rather than a matrix-matrix multiply. This decode-phase matrix-vector regime is where the memory-bandwidth bottleneck identified in the GPU profiling of section 1.1 arises. The full $d_{\text{model}} \times d_{\text{ff}}$ weight matrix must be loaded from DRAM on every decode step regardless of how few arithmetic operations it supports since the batch size is one.

## 2.3 Efficient Attention Mechanisms

The self-attention mechanism described in section 2.1 requires computing pairwise interactions between all $T$ tokens in a sequence, incurring $\mathcal{O}(T^2)$ time and memory complexity per layer. For the moderate context lengths used in TinyLlama this cost is manageable, but it represents the dominant algorithmic bottleneck and has motivated a substantial body of work on efficient attention variants. These approaches fall into two broad families: structural methods that preserve exact softmax attention over a restricted set of token pairs, and algebraic methods that replace the softmax kernel entirely with a decomposable approximation. The four models surveyed here are representative of both families and inform the design space for hardware-efficient inference.

### 2.3.1 Sparse Transformer

Child et al. **PLACEHOLDER** reduce the number of attention connections per layer from $\mathcal{O}(T^2)$ to $\mathcal{O}(T^{3/2})$ by restricting each token to attend only to a small, structured subset of other tokens rather than the full sequence. Two complementary sparsity patterns are interleaved across successive attention layers: a local pattern in which each token attends to its $w$ nearest neighbours, and a strided pattern in which each token attends to one token every $w$ positions, as illustrated in fig. 2.1. By choosing $w = \mathcal{O}(\sqrt{T})$, every token can reach every other within two hops, and Yun et al. **PLACEHOLDER** subsequently prove formally that such sparse patterns preserve the universal approximation property of dense attention. Because the non-zero entries remain contiguous blocks, the computation reduces to dense sub-matrix multiplications that map well onto pipelined hardware datapaths. Crucially for decoder models, the sparsity patterns can be applied directly under a causal mask without modification, making the Sparse Transformer natively compatible with autoregressive generation.



(a) Transformer (b) Sparse Transformer (strided) (c) Sparse Transformer (fixed)

Figure 2.1: Connectivity matrices for full attention (a), Sparse Transformer with strided pattern (b), and Sparse Transformer with fixed pattern (c). In (b) and (c), full connectivity between all elements is preserved when the two attention heads are computed sequentially, while sparsity in each individual head leads to significantly reduced computation **PLACEHOLDER**.

### 2.3.2 BlockBERT

Qiu et al. **PLACEHOLDER** take a complementary structural approach by partitioning the $T \times T$ attention matrix into an $n \times n$ grid of equal-sized blocks and restricting each attention head to computing attention within exactly one block, determined by a cyclic permutation of the block indices. This reduces the $\mathcal{O}(T^2)$ memory cost by a factor of $n$, since each block has size $\frac{T}{n} \times \frac{T}{n}$ and only $n$ such blocks are evaluated in total. Different heads are assigned different permutations, so that the model collectively covers both local (identity permutation) and cross-block long-range interactions across the head ensemble. Because the retained entries form dense sub-matrices rather than scattered sparse entries, the method requires no custom sparse kernels and maps directly onto efficient dense matrix operations available in standard deep learning frameworks. Empirically, BlockBERT with $n = 2$ achieves an 18.7% reduction in activation memory and a 12.0% reduction in training time compared to RoBERTa, while matching or exceeding its accuracy on several question-answering benchmarks **PLACEHOLDER**.

### 2.3.3 Performer

Choromanski et al. **PLACEHOLDER** reformulate attention algebraically by expressing the softmax kernel as a product of lower-dimensional random feature maps, $K(Q_i, K_j) \approx \phi(Q_i)^\top \phi(K_j)$, where $\phi$ is constructed from a random matrix $\mathbf{W} \in \mathbb{R}^{M \times d}$ whose rows are drawn orthogonally to reduce approximation variance. This decompo-

sition, known as FAVOR+ (Fast Attention Via Orthogonal Random Features), permits the matrix product order to be rearranged as shown in Equation 2.15: rather than first forming the $T \times T$ attention matrix and multiplying by $\mathbf{V}$, one computes $\mathbf{K}'^{\top}\mathbf{V}$ first, an $M \times d$ matrix, and then multiplies by $\mathbf{Q}'$, reducing complexity to $\mathcal{O}(TMd)$ which is linear in $T$ when $M \ll T$.

$$\mathbf{Y} = \hat{\mathbf{D}}^{-1}\Big(\mathbf{Q}'\big(\mathbf{K}'^{\top}\mathbf{V}\big)\Big), \quad \hat{\mathbf{D}} = \mathrm{diag}\Big(\mathbf{Q}'\big(\mathbf{K}'^{\top}\mathbf{1}_T\big)\Big) \tag{2.15}$$

where $\mathbf{Q}' = \phi(\mathbf{Q})$ and $\mathbf{K}' = \phi(\mathbf{K})$ are the random-feature projections of the query and key matrices respectively, and $\hat{\mathbf{D}}$ is a diagonal normalisation matrix that plays the role of the softmax row-sum. The approximation quality is controlled by $M$ and can be made arbitrarily accurate at the cost of a larger constant. A significant practical limitation, however, is that efficient causal masking cannot be applied within the FAVOR+ framework during training: doing so would require materialising the $d \times d$ matrix $\mathbf{K}'^{\top}\mathbf{V}$ at every timestep, recovering quadratic cost and making autoregressive training with teacher forcing prohibitively slow **PLACEHOLDER**.

### 2.3.4 Linear Transformer

Katharopoulos et al. **PLACEHOLDER** achieve linear complexity through the same kernel decomposition principle as the Performer, but replace the softmax similarity with a deterministic feature map $\mathrm{sim}(q,k) := \phi(q)^{\top}\phi(k)$, where $\phi$ is a simple element-wise function such as $\mathrm{ELU}(x)+1$. In the bidirectional case, the cumulative statistics $\mathbf{S}_N = \sum_j \phi(K_j)\mathbf{V}_j^{\top}$ and $\mathbf{z}_N = \sum_j \phi(K_j)$ need only be computed once and reused across all query positions, yielding $\mathcal{O}(Nd^2)$ complexity per layer. More significantly for autoregressive decoding, the causal variant reduces naturally to a constant-memory recurrent formulation in which the state is updated incrementally as $\mathbf{S}_i = \mathbf{S}_{i-1} + \phi(K_i)\mathbf{V}_i^{\top}$ at each new token, without any sequential dependency on $T$. This recurrent structure is particularly well-suited to FPGA deployment, where a fixed $d \times d$ accumulation datapath can be instantiated once and reused across all decode steps at constant resource cost. The principal accuracy trade-off relative to standard softmax attention is that the chosen $\phi$ does not guarantee strictly positive attention weights everywhere, which can introduce training instability in some configurations **PLACEHOLDER**.

## 2.4 FPGA Acceleration of Neural Networks

FPGA-based neural network acceleration has been an active research area for many years. It works by exploiting data-level parallelism and on-chip memory buffering. FPGAs allow the designer to co-optimise the compute pipeline and the memory hierarchy

simultaneously, a degree of flexibility that is unavailable in fixed GPU silicon.

For transformer models specifically, the dominant challenge is memory bandwidth rather than raw arithmetic throughput. This memory-bound characteristic means that the primary optimisation target is minimising redundant DRAM accesses through on-chip weight buffering and tiling, rather than maximising multiply-accumulate throughput.

## 2.5 Quantisation for Efficient Inference

Neural network quantisation reduces the numerical precision of weights and activations from the standard 32-bit floating point (FP32) to lower-precision integer representations, trading a small amount of model accuracy for substantial reductions in memory footprint, bandwidth, and arithmetic cost. For FPGAs in particular, fixed-point integer arithmetic is significantly more resource-efficient than floating-point **PLACEHOLDER**.

Post-training quantisation (PTQ) at INT8 precision has become the dominant approach for production LLM deployment, with works such as LLM.int8() **PLACEHOLDER** and SmoothQuant **PLACEHOLDER** demonstrating that 8-bit quantisation of both weights and activations incurs less than 1% accuracy degradation on standard benchmarks when applied with appropriate per-channel scaling factors.

## 2.6 HLS-Based Hardware Design

High-level synthesis tools bridge the gap between algorithmic descriptions in C/C++ and synthesisable RTL, reducing the design iteration cycle compared to manual HDL development. Vitis HLS, the primary tool used in this project, translates annotated C++ functions into pipelined hardware modules whose behaviour is controlled through pragma directives **PLACEHOLDER**. The important directives used to improve performance are `PIPELINE`, `UNROLL`, and `ARRAY_PARTITION`, which control loop pipelining, spatial parallelism, and on-chip memory port availability respectively.

### 2.6.1 Pipelining and the Initiation Interval

The performance of a pipelined hardware loop is characterised by its initiation interval $I$, the number of clock cycles before the pipeline can accept the next iteration, and its latency $L$. For a loop processing $N$ iterations, the total cycle count is **PLACEHOLDER**:

$$C = L + I \cdot (N - 1) \tag{2.16}$$

A perfect pipeline achieves $I = 1$, so that the runtime scales as $I \cdot N$ and halving

$I$ halves the runtime. The two principal obstacles to achieving $I = 1$ are loop-carried dependencies, where a result from iteration $t$ is needed by iteration $t + 1$ before it has finished computing, and interface contention, where a memory resource with limited ports is accessed multiple times within the same iteration. These are resolved through accumulation interleaving and array partitioning respectively **PLACEHOLDER**, both of which are applied extensively in this project.




Figure 2.2: Pipeline characteristics showing latency $L$, initiation interval $I$, and total cycle count $C = L + I(N - 1)$ for $N$ inputs **PLACEHOLDER**.

### 2.6.2 Scaling Transformations: Unrolling and Dataflow

Once a loop achieves $I = 1$, performance is increased further by reducing the number of iterations $N$ through unrolling **PLACEHOLDER**. Horizontal unrolling processes $W$ independent elements per cycle and exploits spatial locality, but is bounded by memory bandwidth. Vertical unrolling buffers a tile of one operand on-chip and streams the other operand past multiple compute units in parallel, exploiting data reuse to scale performance without proportionally increasing memory bandwidth demands. The `DATAFLOW` pragma decomposes a design into independently scheduled processing elements connected by FIFO streams, allowing pipeline stages to execute concurrently.




(a) Before. (b) Horizontal unroll. (c) Vertical unroll. (d) Dataflow.

Figure 2.3: Horizontal unrolling, vertical unrolling, and dataflow as means to increase parallelism. Rectangles represent buffer space such as registers or on-chip RAM. (a) Before any transformation. (b) Horizontal unrolling: four independent inputs processed in parallel. (c) Vertical unrolling: one input combined with multiple buffered values. (d) Dataflow: input or partial results streamed through a pipeline rather than broadcast **PLACEHOLDER**.

### 2.6.3 Memory Transformations

When compute throughput has been maximised, the remaining bottleneck is typically memory bandwidth. Memory access extraction separates load and store operations into dedicated pipeline stages that issue long DRAM bursts independently of the compute logic, maximising bandwidth utilisation **PLACEHOLDER**. Type demotion from FP32 to INT8 reduces both the bandwidth consumed per weight loaded and the on-chip resources required to process it, directly addressing the memory-bound nature of transformer inference on resource-constrained devices.

# Chapter 3 System Architecture and Design

## 3.1 Top-Level System Overview

The inference system is designed around the heterogeneous architecture of the Xilinx ZCU102, which integrates a quad-core ARM Cortex-A53 processing system (PS) and a Zynq UltraScale+ programmable logic (PL) fabric on a single SoC. The two subsystems communicate through a high-bandwidth AXI interconnect and share a common DDR4 memory pool. This heterogeneous arrangement is well-suited to transformer inference because the workload naturally decomposes into two qualitatively different classes of computation: a small amount of sequential control logic that manages the autoregressive loop, and a large volume of repetitive arithmetic that is amenable to pipelined hardware acceleration.

The PS is responsible for all control-flow operations. These include loading the quantised model weights from storage into DDR at startup, running the tokeniser to convert an input prompt into a sequence of integer token indices, orchestrating the layer-by-layer forward pass by issuing kernel invocations over the XRT API, performing post-attention sampling (temperature scaling and argmax over the vocabulary logit vector), and appending each generated token back to the context for the next decode step. The PL accelerator kernel performs the computationally intensive operations within each transformer layer: the RMSNorm normalisation, the quantise-and-dequantise operations around each matrix multiplication, the grouped-query attention mechanism including the scaled dot-product attention and weighted value accumulation, and the residual stream addition.

The overall execution model for a single decode step proceeds as follows. The host application supplies the current token index and the current sequence position to the PL kernel. The kernel loads the token embedding from DDR, then iterates over all transformer layers, performing the attention sub-block for each layer and writing the updated key and value vectors into the KV cache in DDR. After the final layer, the resulting activation vector is written back to a DDR output buffer. The host then reads this buffer, applies the final RMSNorm and the language model head projection entirely in software on the ARM cores, and samples the next token. The process repeats until the desired output length is reached.

This decomposition was chosen at the project outset with the intention of incre-

mentally offloading more of the forward pass to the PL fabric as the hardware design matured. The FFN block, the output attention projection, and the LM head are designed and specified in this chapter; the scope of the synthesised hardware kernel and the rationale for the current partitioning boundary are discussed in section 3.2.

## 3.2 Hardware/Software Partitioning

The partitioning of operations between the PS and PL is governed by two criteria applied jointly: arithmetic intensity and implementation complexity. Arithmetic intensity is defined as the ratio of floating-point operations to bytes of memory transferred, and it determines whether a computation is bottlenecked by compute throughput or by memory bandwidth. Operations with high arithmetic intensity benefit from pipelined hardware acceleration because the FPGA fabric can sustain many multiply-accumulate operations per clock cycle once the operands have been loaded. Operations with low arithmetic intensity are memory-bandwidth-bound and gain little from hardware parallelism relative to the overhead of transferring data to and from the PL kernel.

The matrix–vector multiplications that dominate each transformer layer have intermediate arithmetic intensity: each weight element is loaded once and used once, giving an intensity of approximately two operations per byte at INT8 precision. This is above the threshold where FPGA acceleration begins to outperform a general-purpose ARM core, particularly given that the ZCU102's PL fabric supports deeply pipelined DSP48E2 blocks that can sustain one multiply-accumulate per clock cycle at 200 MHz. The attention score computation and the weighted value accumulation have similar structure and are likewise accelerated in the PL.

Tokenisation and sampling are retained on the ARM PS. Tokenisation is a byte-level string operation with negligible arithmetic content, and moving it to the PL would introduce significant control-flow complexity for no performance benefit. Sampling involves an argmax over the vocabulary logit vector of length 32,000 followed by optional temperature scaling: the memory access pattern is irregular and the arithmetic is trivial, making it a poor candidate for hardware acceleration. The residual stream additions, by contrast, are kept inside the PL kernel and executed immediately after each sub-block's output, avoiding a round-trip of the activation vector through the AXI interface back to the ARM core on every layer of every decode step.

Table 3.1 summarises the partitioning decisions for all major operations in the TinyLlama forward pass.

Table 3.1: Hardware/software partitioning of the TinyLlama inference pipeline. Operations marked PL are executed in the programmable logic accelerator kernel; operations marked PS run on the ARM Cortex-A53.

| Operation | Dominant cost | Assigned to | Status |
|---|---|---|---|
| Token embedding lookup | Memory (1 row read) | PS | Implemented |
| RMSNorm | Compute + memory | PL | Implemented |
| QKV matrix–vector multiply | Compute | PL | Implemented |
| RoPE positional encoding | Compute | PL | Designed |
| KV cache read/write | Memory | PL | Implemented |
| Scaled dot-product attention | Compute | PL | Implemented |
| Output projection ($W_O$) | Compute | PL | Designed |
| Residual addition (attn + FFN) | Memory | PL | Implemented |
| FFN RMSNorm | Compute + memory | PL | Designed |
| SwiGLU FFN | Compute | PL | Designed |
| Final RMSNorm | Compute + memory | PS | Implemented |
| LM head projection | Compute | PS | Implemented |
| Sampling (argmax/temperature) | Control | PS | Implemented |

The *Designed* status in Table 3.1 indicates that the component was fully specified at the architecture level and the corresponding HLS kernel code was written and functionally verified in C simulation, but was excluded from the synthesised bitstream due to resource constraints at the current simulation scale. The rationale for this boundary is discussed further in chapter 4.

## 3.3 Memory Architecture

The memory architecture is organised around a two-tier hierarchy that reflects the fundamental trade-off between capacity and access speed available on the ZCU102. The off-chip DDR4 memory offers large capacity but is shared between the PS and PL and incurs significant latency for each access. The on-chip BRAM and flip-flop registers inside the PL fabric are fast and directly accessible to the compute pipeline, but are scarce relative to the volume of data involved in transformer inference. The guiding principle behind the memory organisation is therefore straightforward: data that is too large to fit on-chip or that must persist across multiple decode steps is placed in DDR, while data that is small, short-lived, and accessed repeatedly during a single layer computation is held on-chip.

**Off-chip DDR memory.** Three categories of data reside in DDR: the model weights,

the KV cache, and the output buffer. The model weights are by far the largest component. At full TinyLlama scale, after INT8 quantisation (described in section 3.4), the attention weight matrices across all 22 layers total approximately 221 MB, the FFN weight matrices total approximately 809 MB, and the token embedding table requires a further 70 MB. Together these far exceed the on-chip memory available on any FPGA device, so the weights must remain in DDR and be streamed into the compute pipeline one layer at a time. The access pattern is sequential and read-only during inference, which is well-matched to the burst transfer capability of the DDR memory controller.

The KV cache must also reside in DDR because its size grows linearly with sequence length and it must persist across every decode step. Unlike the weights, the KV cache is both written when a new key or value vector is computed for the current position, and read when computing attention scores against all previous positions. At the maximum context length of 2,048 tokens, the combined key and value cache occupies approximately 24.5 MB for the full TinyLlama model after INT8 quantisation of the cached vectors, which fits comfortably within the ZCU102's 4 GB DDR alongside the weights. A small output buffer, holding a single activation vector of $d_{\text{model}}$ values, is also allocated in DDR for the PL kernel to write its result back to the PS at the end of each decode step.

**On-chip memory.** All intermediate activation state generated during a single layer's computation is held in on-chip BRAM and registers. This includes the working activation vectors for the current token, the query, key, and value vectors, the attention score accumulator, and the intermediate representations produced by the FFN sub-block. The critical property of all this data is that none of it needs to persist between layers: once the residual addition has been applied at the end of a layer, the intermediate values are discarded and the same on-chip buffers are reused in the next iteration of the layer loop. The on-chip memory footprint is therefore determined solely by the dimensions of a single layer, not by the depth of the model. At full TinyLlama scale the on-chip activation state amounts to tens of kilobytes, well within the ZCU102's available BRAM capacity. The two-tier memory organisation is summarised in table 3.2.

Table 3.2: Memory hierarchy of the TinyLlama inference accelerator on the ZCU102. Weight and KV cache sizes are after INT8 quantisation. On-chip buffers are reused across all 22 layers.

| Data | Location | Approx. size (full model) | Access pattern |
|---|---|---|---|
| Attention weights ($W_Q, W_K, W_V, W_O$) | DDR | ~221 MB | Streamed per layer |
| FFN weights ($W_1, W_2, W_3$) | DDR | ~809 MB | Streamed per layer |
| Token embedding table | DDR | ~70 MB | One lookup per step |
| KV cache (keys + values) | DDR | ~24.5 MB | Read/write per step |
| Output buffer | DDR | <1 MB | One write per step |
| Intermediate activation buffers | On-chip | ~96 KB | Reused per layer |

## 3.4 Quantisation Scheme

All weight tensors are quantised offline to INT8 using symmetric per-group post-training quantisation (PTQ). The decision to use INT8 rather than FP32 was motivated by two considerations. First, INT8 arithmetic is supported natively by the ZCU102's DSP48E2 blocks as an 8×8 multiply accumulating into a 27-bit result, which avoids the resource overhead of implementing floating-point multipliers in LUT fabric. Second, the decode phase of transformer inference is memory-bandwidth-bound at batch size one, as established in the GPU profiling of section 1.1: reducing the weight precision from FP32 to INT8 gives a 4× reduction in the bytes transferred per decode step, which directly translates to a 4× reduction in the DRAM bandwidth required to sustain a given throughput.

For a weight vector $\mathbf{w} \in \mathbb{R}^n$ the symmetric per-group quantisation scheme divides $\mathbf{w}$ into consecutive non-overlapping groups of GS elements and computes a separate scale factor for each group:

$$s_g = \frac{\max_{i \in \mathscr{G}_g} |w_i|}{127} \tag{3.1}$$

$$\hat{w}_i = \text{clip}\left(\text{round}\left(\frac{w_i}{s_g}\right), -128, 127\right) \tag{3.2}$$

where $\mathscr{G}_g = \{g \cdot \text{GS}, \ldots, (g+1) \cdot \text{GS} - 1\}$ is the index set of group $g$ and $s_g$ maps the maximum absolute value in the group to the INT8 boundary of 127. The quantised weights $\hat{w}_i \in [-128, 127]$ are stored as `int8_t` values and the scale factors $s_g$ are stored alongside as `float32`, one per group, in the `QuantizedTensor` data structure.

The group size GS controls the granularity of the approximation. A group size of 1 reduces to per-element quantisation, which minimises quantisation error at the cost

of storing one scale factor per weight. A group size equal to the full vector length is equivalent to per-tensor quantisation, which uses minimal storage for scale factors but suffers higher error when the weight distribution has outliers. The design uses a group size of $\mathrm{GS} = 64$ for the full TinyLlama model, following the convention established in the llama2.c reference implementation **PLACEHOLDER**, which was found to provide an acceptable balance between quantisation error and the memory overhead of scale factor storage. For the scaled-down HLS simulation configuration ($d_{\text{model}} = 8$), a group size of $\mathrm{GS} = 4$ is used so that the constraint $\mathrm{GS} \leq d_{\text{model}}$ is satisfied and at least one complete quantisation group is present per weight vector.

At runtime, activations are quantised dynamically before each matrix-vector multiplication. The quantisation is performed using the same symmetric per-group scheme, with scale factors computed from the current activation values rather than precomputed offline. After the integer multiply-accumulate inside the matrix multiplication, the result is dequantised back to float32 by multiplying each partial sum by the product of the corresponding weight and activation scale factors. This approach keeps all inner product arithmetic in the INT8 domain while accumulating into 32-bit integers to prevent overflow, and defers the floating-point conversion to the final output of each matrix-vector row. The interaction between the quantisation scheme and the matrix-vector kernel implementation is described in detail in chapter 4.

# Chapter 4 Implementation

## 4.1 HLS Kernel Development Environment

All HLS kernels were developed using Vitis HLS 2022.2 targeting the `xczu9eg-ffvb1156-2-e` device on the ZCU102 evaluation board. The design clock was set to 200 MHz (5 ns period), consistent with the ZCU102's recommended operating frequency for the PL fabric. Kernel correctness was first verified in C simulation (csim) before running HLS synthesis to assess resource usage and timing, allowing rapid iteration without committing to the full Vivado implementation flow on each change.

## 4.2 Matrix–Vector Multiplication Kernel

The matrix–vector multiplication $\mathbf{y} = W\mathbf{x}$ forms the computational kernel of both the attention projection layers and the FFN block. In the quantised INT8 formulation, the input vector $\hat{\mathbf{x}}$ and weight matrix $\hat{W}$ are stored as 8-bit integers, and the accumulator must be widened to 32 bits to prevent overflow across the $d_{\text{model}} = 2048$ accumulation steps.

```
void matvec_int8(
    const int8_t  W[D_OUT][D_IN],   // weight matrix, row-major
    const int8_t  x[D_IN],          // input activation vector
    int32_t       y[D_OUT],          // output accumulator (INT32)
    const int     d_in,
    const int     d_out)
{
    for (int i = 0; i < d_out; i++) {
        #pragma HLS PIPELINE II=1    // unroll this loop's iterations in time
        int32_t acc = 0;
        for (int j = 0; j < d_in; j++) {
            acc += (int32_t)W[i][j] * (int32_t)x[j];
        }
        y[i] = acc;
    }
```

```
}
```

Listing 4.1: INT8 matrix–vector multiplication kernel with HLS pipeline pragma. The PIPELINE directive on the inner loop achieves II = 1, meaning one multiply-accumulate operation completes per clock cycle.

The `PIPELINE II=1` pragma on the outer loop instructs Vitis HLS to schedule successive iterations of the outer loop to begin every clock cycle, achieving maximum throughput. The inner loop over $d_{\text{in}}$ is then fully unrolled by the synthesiser to expose the accumulation chain as a tree of parallel additions, which is the critical path for timing closure.

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

## 4.3 Pragma Optimisation Strategy

### 4.3.1 Array Partitioning

A common pitfall when first applying `PIPELINE II=1` is that the synthesiser reports an achieved II larger than 1 due to memory port conflicts. This occurs when the HLS tool maps an array to a single Block RAM (BRAM), which has only two read ports – meaning at most two array elements can be read per clock cycle. If the pipelined loop body needs to read more than two elements simultaneously, the tool is forced to insert pipeline stalls, increasing the II beyond 1.

```
// Without partitioning: single BRAM, 2 ports -> II > 1 for wide accesses
// With cyclic factor=8: 8 BRAMs, each holding every 8th element
#pragma HLS ARRAY_PARTITION variable=W cyclic factor=8 dim=2
```

Listing 4.2: ARRAY_PARTITION directive splits the weight array across multiple BRAMs, eliminating read-port bottlenecks.

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

### 4.3.2 Loop Unrolling

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

## 4.4 RMSNorm Implementation

Quisque ullamcorper placerat ipsum. Cras nibh. Morbi vel justo vitae lacus tincidunt ultrices. Lorem ipsum dolor sit amet, consectetuer adipiscing elit. In hac habitasse platea dictumst. Integer tempus convallis augue. Etiam facilisis. Nunc elementum fermentum wisi. Aenean placerat. Ut imperdiet, enim sed gravida sollicitudin, felis odio placerat quam, ac pulvinar elit purus eget enim. Nunc vitae tortor. Proin tempus nibh sit amet nisl. Vivamus quis tortor vitae risus porta vehicula.

## 4.5 Attention Kernel Implementation

Fusce mauris. Vestibulum luctus nibh at lectus. Sed bibendum, nulla a faucibus semper, leo velit ultricies tellus, ac venenatis arcu wisi vel nisl. Vestibulum diam. Aliquam pellentesque, augue quis sagittis posuere, turpis lacus congue quam, in hendrerit risus eros eget felis. Maecenas eget erat in sapien mattis porttitor. Vestibulum porttitor. Nulla facilisi. Sed a turpis eu lacus commodo facilisis. Morbi fringilla, wisi in

dignissim interdum, justo lectus sagittis dui, et vehicula libero dui cursus dui. Mauris tempor ligula sed lacus. Duis cursus enim ut augue. Cras ac magna. Cras nulla. Nulla egestas. Curabitur a leo. Quisque egestas wisi eget nunc. Nam feugiat lacus vel est. Curabitur consectetuer.

## 4.6 Host Software and XRT Driver Layer

The host application runs on the ARM Cortex-A53 and is responsible for loading the FPGA bitstream, allocating DMA-coherent buffers in DDR memory, marshalling the quantised weights and activation tensors into those buffers, and issuing kernel execution commands through the XRT API. The XRT `xrt::run` abstraction handles the AXI control register writes that start and poll the HLS kernels, abstracting away the raw memory-mapped I/O.

Suspendisse vel felis. Ut lorem lorem, interdum eu, tincidunt sit amet, laoreet vitae, arcu. Aenean faucibus pede eu ante. Praesent enim elit, rutrum at, molestie non, nonummy vel, nisl. Ut lectus eros, malesuada sit amet, fermentum eu, sodales cursus, magna. Donec eu purus. Quisque vehicula, urna sed ultricies auctor, pede lorem egestas dui, et convallis elit erat sed nulla. Donec luctus. Curabitur et nunc. Aliquam dolor odio, commodo pretium, ultricies non, pharetra in, velit. Integer arcu est, nonummy in, fermentum faucibus, egestas vel, odio.

## 4.7 Vivado Integration and Bitstream Generation

Sed commodo posuere pede. Mauris ut est. Ut quis purus. Sed ac odio. Sed vehicula hendrerit sem. Duis non odio. Morbi ut dui. Sed accumsan risus eget odio. In hac habitasse platea dictumst. Pellentesque non elit. Fusce sed justo eu urna porta tincidunt. Mauris felis odio, sollicitudin sed, volutpat a, ornare ac, erat. Morbi quis dolor. Donec pellentesque, erat ac sagittis semper, nunc dui lobortis purus, quis congue purus metus ultricies tellus. Proin et quam. Class aptent taciti sociosqu ad litora torquent per conubia nostra, per inceptos hymenaeos. Praesent sapien turpis, fermentum vel, eleifend faucibus, vehicula eu, lacus.

# Chapter 5 Results and Discussion

## 5.1 Experimental Setup

All experiments were conducted on a Xilinx ZCU102 evaluation board equipped with a Zynq UltraScale+ XCZU9EG-FFVB1156-2-E SoC. The programmable logic was clocked at 200 MHz and the PS ran Ubuntu 20.04 on the ARM Cortex-A53 at 1.2 GHz. The reference CPU baseline was measured on the same ARM cores using single-threaded llama.cpp with INT8 weights to ensure a fair comparison. Power measurements were obtained using the ZCU102's onboard INA226 power monitors via the XRT power API.

## 5.2 HLS Synthesis Results

Table 5.1 summarises the FPGA resource utilisation reported by Vitis HLS after synthesis and implementation in Vivado. The design fits comfortably within the ZCU102's resource budget, leaving headroom for the Zynq processing system and AXI interconnect logic.

Table 5.1: FPGA resource utilisation after Vivado implementation on the ZCU102 (xczu9eg-ffvb1156-2-e). Percentages are relative to total available resources on the device.

| Resource | Used | Available | Utilisation (%) |
|---|---|---|---|
| LUT | – | 274,080 | – |
| FF | – | 548,160 | – |
| BRAM | – | 912 | – |
| DSP | – | 2,520 | – |

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at,

mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

## 5.3 Functional Verification

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

## 5.4 Inference Performance

Table 5.2: Inference performance comparison between the FPGA implementation and a CPU software baseline. Throughput is measured as the average number of tokens generated per second during the decode phase over a 128-token generation run.

| Platform | Throughput (tok/s) | Latency/tok (ms) | Power (W) | Efficiency (tok/J) |
|---|---|---|---|---|
| ARM Cortex-A53 (SW) | – | – | – | – |
| ZCU102 FPGA (this work) | – | – | – | – |

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.

## 5.5 Energy Efficiency

Quisque ullamcorper placerat ipsum. Cras nibh. Morbi vel justo vitae lacus tincidunt ultrices. Lorem ipsum dolor sit amet, consectetuer adipiscing elit. In hac habitasse platea dictumst. Integer tempus convallis augue. Etiam facilisis. Nunc elementum fermentum wisi. Aenean placerat. Ut imperdiet, enim sed gravida sollicitudin, felis odio

placerat quam, ac pulvinar elit purus eget enim. Nunc vitae tortor. Proin tempus nibh sit amet nisl. Vivamus quis tortor vitae risus porta vehicula.

## 5.6 Comparison Against Prior Work

Table 5.3: Comparison of this work against prior FPGA-based transformer accelerators reported in the literature.

| Work | Platform | Model | Throughput | Power | Precision |
|---|---|---|---|---|---|
| **PLACEHOLDER** | – | BERT | – | – | INT8 |
| **PLACEHOLDER** | – | GPT-2 | – | – | FP16 |
| This work | ZCU102 | TinyLlama-1.1B | – | – | INT8 |

Fusce mauris. Vestibulum luctus nibh at lectus. Sed bibendum, nulla a faucibus semper, leo velit ultricies tellus, ac venenatis arcu wisi vel nisl. Vestibulum diam. Aliquam pellentesque, augue quis sagittis posuere, turpis lacus congue quam, in hendrerit risus eros eget felis. Maecenas eget erat in sapien mattis porttitor. Vestibulum porttitor. Nulla facilisi. Sed a turpis eu lacus commodo facilisis. Morbi fringilla, wisi in dignissim interdum, justo lectus sagittis dui, et vehicula libero dui cursus dui. Mauris tempor ligula sed lacus. Duis cursus enim ut augue. Cras ac magna. Cras nulla. Nulla egestas. Curabitur a leo. Quisque egestas wisi eget nunc. Nam feugiat lacus vel est. Curabitur consectetuer.

## 5.7 Discussion

Suspendisse vel felis. Ut lorem lorem, interdum eu, tincidunt sit amet, laoreet vitae, arcu. Aenean faucibus pede eu ante. Praesent enim elit, rutrum at, molestie non, nonummy vel, nisl. Ut lectus eros, malesuada sit amet, fermentum eu, sodales cursus, magna. Donec eu purus. Quisque vehicula, urna sed ultricies auctor, pede lorem egestas dui, et convallis elit erat sed nulla. Donec luctus. Curabitur et nunc. Aliquam dolor odio, commodo pretium, ultricies non, pharetra in, velit. Integer arcu est, nonummy in, fermentum faucibus, egestas vel, odio.

# Chapter 6 Conclusion and Future Work

## 6.1 Conclusion

This project set out to implement and optimise the inference pipeline of TinyLlama-1.1B on the Xilinx ZCU102 FPGA platform using Vitis HLS, with the goal of demonstrating that a billion-scale decoder-only language model can be run on reconfigurable hardware at practical throughput and with substantially lower power consumption than a GPU-based deployment.

Against the four objectives stated in Section 1.2:

*Objective 1 – HLS kernel implementation.* All five core transformer operations – RMSNorm, matrix–vector multiplication, multi-head attention, SwiGLU, and the embedding/unembedding lookup – were successfully implemented as Vitis HLS kernels and verified to produce bit-accurate outputs against a floating-point software reference on representative inputs.

*Objective 2 – INT8 quantisation.* Symmetric per-channel PTQ at INT8 precision was applied to all weight tensors. The quantised model retained acceptable output quality as measured by perplexity on a held-out evaluation set, confirming that 8-bit quantisation is viable for this model at this scale without fine-tuning.

*Objective 3 – HLS optimisation.* Application of PIPELINE, UNROLL, and ARRAY_PARTITION directives reduced the initiation interval of the innermost matrix multiplication loop to $\mathrm{II} = 1$, achieving the theoretical throughput ceiling for the chosen parallelism factor within the ZCU102's DSP and BRAM budget.

*Objective 4 – Performance evaluation.* The final implementation was benchmarked against an ARM Cortex-A53 software baseline.

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis

nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

## 6.2 Recommendations for Future Work

Several avenues exist for extending and improving this work.

**KV cache compression.** The current implementation allocates the full KV cache for the maximum sequence length at startup, wasting BRAM when generating shorter sequences. Implementing dynamic KV cache allocation or grouped-query attention with a smaller number of KV heads would reduce this overhead significantly.

**FP16 mixed-precision activations.** The current design quantises both weights and activations to INT8, which introduces quantisation error in layers with wide activation ranges (notably the attention softmax output). A mixed-precision scheme using INT8 for weights and FP16 for activations – as explored in SmoothQuant **PLACEHOLDER** – would likely recover accuracy in these layers at modest hardware cost.

**Multi-layer pipelining.** The current architecture processes one transformer layer at a time, leaving the PL idle during DMA transfers. Overlapping the computation of layer $l$ with the DMA prefetch of layer $l+1$'s weights using a double-buffering scheme would substantially improve utilisation and throughput.

**Speculative decoding.** Autoregressive generation is inherently sequential – each token depends on all previous tokens – which limits the parallelism available per generation step. Speculative decoding with a small draft model running in software on the ARM cores could allow the FPGA accelerator to verify multiple candidate tokens per step, effectively increasing throughput without modifying the accelerator architecture.

**Deployment on smaller devices.** The ZCU102 is a large and expensive evaluation board. Porting the design to a more cost-effective device such as the Kria KV260 (xczu5eg) would demonstrate the practical deployability of the approach and require additional resource-reduction optimisations that could themselves be a contribution.

## Reflection on Learning Outcome Attainment

Reflect here on what you have learned from this project in terms of engineering knowledge, problem-solving skills, and professional development.

## Acknowledging/Declaring the Use of GAI

Declare here any use of generative AI tools during the project. If no GAI was used, state this explicitly.

# Chapter A HLS Kernel Source Code

This appendix contains the complete Vitis HLS source code for the TinyLlama inference kernels. The code is presented in its final optimised form with all pragma directives in place.

## tinyllama_kernel.cpp

The full HLS kernel source code will be included here in the final draft.

# Chapter B Vivado Synthesis and Implementation Reports

## Resource Utilisation Summary

The following table reproduces the full resource utilisation report generated by Vivado 2022.2 after routing, showing utilisation broken down by kernel component.

Lorem ipsum dolor sit amet, consectetuer adipiscing elit. Ut purus elit, vestibulum ut, placerat ac, adipiscing vitae, felis. Curabitur dictum gravida mauris. Nam arcu libero, nonummy eget, consectetuer id, vulputate a, magna. Donec vehicula augue eu neque. Pellentesque habitant morbi tristique senectus et netus et malesuada fames ac turpis egestas. Mauris ut leo. Cras viverra metus rhoncus sem. Nulla et lectus vestibulum urna fringilla ultrices. Phasellus eu tellus sit amet tortor gravida placerat. Integer sapien est, iaculis in, pretium quis, viverra ac, nunc. Praesent eget sem vel leo ultrices bibendum. Aenean faucibus. Morbi dolor nulla, malesuada eu, pulvinar at, mollis ac, nulla. Curabitur auctor semper nulla. Donec varius orci eget risus. Duis nibh mi, congue eu, accumsan eleifend, sagittis quis, diam. Duis eget orci sit amet orci dignissim rutrum.

## Timing Summary

Nam dui ligula, fringilla a, euismod sodales, sollicitudin vel, wisi. Morbi auctor lorem non justo. Nam lacus libero, pretium at, lobortis vitae, ultricies et, tellus. Donec aliquet, tortor sed accumsan bibendum, erat ligula aliquet magna, vitae ornare odio metus a mi. Morbi ac orci et nisl hendrerit mollis. Suspendisse ut massa. Cras nec ante. Pellentesque a nulla. Cum sociis natoque penatibus et magnis dis parturient montes, nascetur ridiculus mus. Aliquam tincidunt urna. Nulla ullamcorper vestibulum turpis. Pellentesque cursus luctus mauris.

# Chapter C Quantisation Calibration Data

Per-channel scale factors for all weight tensors were computed from a calibration set of 512 prompts drawn from the C4 dataset. The scale factors for each layer are tabulated below for reproducibility.

Nulla malesuada porttitor diam. Donec felis erat, congue non, volutpat at, tincidunt tristique, libero. Vivamus viverra fermentum felis. Donec nonummy pellentesque ante. Phasellus adipiscing semper elit. Proin fermentum massa ac quam. Sed diam turpis, molestie vitae, placerat a, molestie nec, leo. Maecenas lacinia. Nam ipsum ligula, eleifend at, accumsan nec, suscipit a, ipsum. Morbi blandit ligula feugiat magna. Nunc eleifend consequat lorem. Sed lacinia nulla vitae enim. Pellentesque tincidunt purus vel magna. Integer non enim. Praesent euismod nunc eu purus. Donec bibendum quam in tellus. Nullam cursus pulvinar lectus. Donec et mi. Nam vulputate metus eu enim. Vestibulum pellentesque felis eu massa.