



**FIRST SEMESTER 2021-2022**  
(COURSE HANDOUT PART II)

**Date: 20/08/2020**

In addition to Part I (General Handout for all courses appended to the timetable) this portion gives further specific details regarding the course.

*Course No* : CS G553  
*Course Title* : Reconfigurable Computing  
*Instructors/in-charge* : CHETAN KUMAR V

### 1. Scope and Objective

Reconfigurable (adaptive) computing is a novel yet important research field investigating the capability of hardware to adapt to changing computational requirements such as emerging standards, late design changes, and even to changing processing requirements arising at run-time. Reconfigurable computing thus benefits from a) the programmability of software similar to the Von Neumann computer and b) the speed and efficiency of parallel hardware execution.

The purpose of the course reconfigurable computing is to instruct students about the possibilities and rapidly growing interest in adaptive hardware and corresponding design techniques by providing them the necessary knowledge for understanding and designing reconfigurable hardware systems and studying applications benefiting from dynamic hardware reconfiguration.

### 2. Contents

The course covers the following subjects:

- Reconfigurable computing systems (Fine and coarse grained architectures and technology)
- Design and implementation (Algorithms and steps to implement algorithms to FPGAs)
- Temporal partitioning (Techniques to reconfigure systems over time)
- Temporal placement (Techniques and algorithms to exploit the possibility of partial and dynamic hardware reconfiguration)
- On-line communication (State-of-the-art techniques about how modules can communicate data at run-time)
- Applications (applications benefiting from dynamic hardware reconfiguration and verification using Xilinx System Design tools and Boards).

### 3. Background

Background for the course is a basic knowledge in the following areas: digital design, optimization algorithms, and computer architecture.

### 4. Text Book

1. Wolf Wayne, *FPGA Based System Design*, Pearson Edu, 2004.

### 5. Reference Book

1. Scott Hauck, André DeHon, *Reconfigurable Computing - The Theory and Practice of FPGA Based Computation*, The Morgan Kaufmann Series in Systems on Silicon, 2007.
2. C Bobda, *Introduction to Reconfigurable Computing: Architectures, Algorithms, and Applications*, Springer, 2007.
3. R Vaidyanathan, Trahan Jerry, *Dynamic Reconfiguration: Architectures and Algorithms*, L, Kluwer Academic, 2003.

4. Uwe Meyer-Baese, DSP with FPGAs, Springer-Verlag, 2003.

## 6. Course Plan

Lecture No.	Learning Objectives	Topics to be covered
1-4	Introduction	Introduction application and comparison <ul style="list-style-type: none"> <li>General Purpose Computing</li> <li>Domain Specific Computing</li> <li>Application Specific Computing</li> <li>Reconfigurable Computing</li> </ul>
5-6	VLSI Technology	Wires, Registers and RAM <ul style="list-style-type: none"> <li>Wires and vias</li> <li>Gate delay vs. wire delay</li> <li>Registers and RAM</li> </ul>
7-8	Reconfigurable Computing Hardware	Programmable logic, an overview of <ul style="list-style-type: none"> <li>PLA, PAL, SPLD and CPLD</li> </ul>
To be discussed in Lab	Hardware Description Languages	Modeling with HDLs <ul style="list-style-type: none"> <li>Verilog/VHDL</li> </ul>
9-11	Reconfigurable Computing Device	FPGA Architecture, FPGA Fabrics Configuration <ul style="list-style-type: none"> <li>SRAM Based-FPGAs</li> <li>Permanently Programmed FPGAs</li> </ul> Programmable I/O, Circuit Design of FPGA Fabrics, Architecture of FPGA Fabrics, Case Studies (Xilinx, Altera, Actel etc).
12-15	Reconfigurable Computing Architecture	Fine - Grained and Course - Grained Reconfigurable Architecture, Case Studies.
15-16	Programming Reconfigurable Systems	Logic Design Process <ul style="list-style-type: none"> <li>Design</li> <li>Integration</li> <li>FPGA Design Flow</li> </ul> Implementation Approaches <ul style="list-style-type: none"> <li>Run Time Reconfiguration (RTR)</li> <li>Partial Reconfiguration (PR)</li> </ul>
17-24	Mapping Designs to Reconfigurable Platform	Logic Implementation for FPGAs, Syntax-Directed Translation Logic Synthesis <ul style="list-style-type: none"> <li>Two-Level Logic Synthesis</li> <li>Multi-Level Logic Synthesis</li> </ul> LUT-Based Technology Mapping
25-35	High-Level Synthesis for Reconfigurable Devices (Behavioral Design)	Modeling <ul style="list-style-type: none"> <li>DFG, CFG</li> </ul> Introduction to Binding, Scheduling and Allocation, Temporal Partitioning Temporal Partitioning Algorithms <ul style="list-style-type: none"> <li>ASAP</li> <li>ALAP</li> </ul>
35-39	Temporal Placement and Routing	Offline and Online Temporal Placement Routing Cost, Routing-Conscious Placement
39-40	Online Communication	Communication at run-time between modules on the Reconfigurable Device
41-43	Reconfiguration Management	Multi-Context FPGAs, Introduction to Partial Reconfiguration

## 7. Evaluation Scheme

EC No.	Evaluation Component	Duration (min)	Marks (Weightage %)	Date and Time	Nature of Component
1	Mid-Semester Exam	90 Min	30%(60M)	19/10/2021 3.30 - 5.00PM	Open Book
2	Regular Labs	NA	10%(20M)	Regular	Open Book
3	Lab Assignments/Projects	NA	20%(40M)	To be announced	Open Book
4	Comprehensive Exam	120 Min	40%(80M)	15/12 FN	Open Book/Closed Book

## 8. Lab

This course has lab components using Xilinx Vivado, Xilinx System Generator.

Practical No	Name of the experiment	No of sessions
1.	<b>Introduction to Verilog, Modelling Styles (Lecture)</b>	1
2.	<b>Basics of Verilog HDL (Lecture)</b>	1
3.	<b>Simple Programs in Verilog (Exercise)</b>	1
4.	<b>Demonstration of Design, Synthesis and Implementation of digital block on FPGA (Demo + Exercise)</b>	1
5.	<b>Design of Counter on FPGA (Demo + Exercise)</b>	1
6.	Design of Counter on FPGA (Exercise)	1
7.	<b>FSM Design using Verilog (Lecture + Exercise)</b>	1
8.	<b>Lab Assignment 1 (Demonstration by Students)</b>	2
9.		
10.	<b>VIO (Virtual Input/output) IP for Debugging (Lecture + Demo)</b>	1
11.	<b>Implementation of ALU using VIO (Exercise)</b>	3
12.		
13.		
14.	<b>Integrated Logic Analyzer IP (Demo)</b>	1
15.	<b>System Generator (Demo)</b>	1
16.	<b>Lab Assignment 2 (Demonstration by Students)</b>	2
17.		
18.	<b>Vivado HLS (Demo + Exercise) Tentative</b>	1
19.	Vivado HLS (Exercise)	1
20.	Practice Labs	
21.		

## 9. Chamber Consultation Hours

Will be announced in the class

## 10. Notices

Notices regarding the course will be put up on the course web site

## 11.     **Makeup**

Make-up will be given on **genuine** grounds only. Prior application should be made for seeking the make- up examination.

Instructor - in - charge  
CS G553