## BIRLA INSTITUTE OF TECHNOLOGY & SCIENCE, PILANI HYDERABAD CAMPUS FIRST SEMESTER 2020-2021

#### **Course Handout Part II**

Date: 17-08-2020

In addition to part I (General Handout for all courses appended to the time table) this portion gives further specific details regarding the course.

Course No. : EEE F313/INSTR F313

Course Title : ANALOG AND DIGITAL VLSI DESIGN

Instructor-in-charge: Syed Ershad Ahmed

Instructors : Syed Ershad Ahmed and Saroj Mondal

### 1. Scope and Objective of the Course:

The objective of this course is to provide an introduction to the fundamentals and practical considerations pertaining to the design of integrated circuits. The scope encompasses both theoretical and practical aspects of analog and digital integrated circuits starting from the basic concepts of MOSFET to major analog and digital building blocks; The importance of CAD tools in IC system design process is also acknowledgedand stressed upon accordingly.

#### 2. Course Description:

Moore's Law, Y chart, MOS device models including Deep Sub-Micron effects; an overview of fabrication of CMOS circuits, parasitic capacitances, MOS scaling techniques, latch up, matching issues, common centroid geometries in layout. Digital circuit design styles for logic, arithmetic and sequential blocks design; device sizing using logical effort; timing issues (clock skew and jitter) and clock distribution techniques; estimation and minimization of energy consumption; Power delay trade-off, interconnect modelling; memory architectures, memory circuits design, sense amplifiers; an overview of testing of integrated circuits. Basic and cascaded NMOS/PMOS/CMOS gain stages, Differential amplifier and advanced OPAMP design , matching of devices, mismatch analysis, CMRR, PSRR and slew rate issues, offset voltage , advanced current mirrors; current and voltage references design, common mode feedback circuits, Frequency response, stability and noise issues in amplifiers; frequency compensation techniques.

#### 3. Text Book:

**T1:**Jan M. Rabaey; Anantha Chandrakasan; Borivoje Nikoli´c, "Digital Integrated Circuits - A Design Perspective", (Second Edition) Prentice-Hall Electronics and VLSI Series. (2003).

**T2:** Behzad Razavi,"Design of Analog CMOS integrated circuits", McGraw Hill International Edition. 2001.

#### 4. Prime Reference Books

R1:Neil H.E. Weste, David Harris, Ayan Banerjee, "CMOS VLSI Design", 3<sup>rd</sup> Edition Pearson Education.

#### Other Reference Books:

- Ra) Kang. S.M and Leblebici Y., "CMOS Digital Integrated Circuits: Analysis and Design, McGraw Hill International Editions 3<sup>rd</sup> Edition 2003.
- Rb) Pucknell D.A., Eshraghian K.,"Basic VLSI design, systems and circuits", Third edition, Prentice Hall of India Pvt. Ltd.
- Rc) Fabricius E.D., "Introduction to VLSI design", McGraw Hill international editions.
- Rd) Gregorian R., Temes G.C.,"Analog Mos integrated circuits for signal processing", Wiley interscience publication.
- Re) Sze S.M., "VLSI Technology", Second edition, McGraw Hill International Edition.
- Rf) IEEE Journals of solid state circuits, VLSI system.
- Rg) Martin. Ken, "Digital Integrated Circuit Design", Oxford University Press, Inc.
- Rh) Johns. David A. and Martin K, "Analog Integrated Circuit Design," John Wily & Sons. Inc. 2002.
- Ri) Michael. L. Bushnell and Vishwani. D. Agrawal, "Essentials Of Electronic Testing For Digital, Memory And Mixed Signal VLSI Circuits. Kluwer Academic Publishers, Third Edition, 2004

# **Notices:** All notices will be put up on the CMS**Course Plan:**

No of	Topic To be Covered	Learning Objectives	Ref. to Text	
Lec.			Book	
_	Common Topics			
2	1. Introduction to VLSI	Moore's Law, Y chart, Quality Metrics of Digital	Chapter-1 <b>(T1)</b>	
	Design Methodologies	Design. VLSI Design flow	/Chapter-1 (R1)	
5	2. CMOS Technology,	MOS device modeling, parasitic capacitances,	Chapter-2,3,4	
	Design Rules, MOS	MOS scaling techniques, latch up, matching issues,	( <b>T1</b> )/Chapter-	
	Capacitances, Scaling	An overview of fabrication of CMOS circuits,	2,3,(4.5) (R1) +	
		layout, andinterconnect modelling;	Class Notes	
	<u>Digital Design I:</u>			
6	3. CMOS Inverter and	Digital circuit design styles for logic,	Chapter-5,6 <b>(T1)</b>	
	combinational logic	Combinational blocks design. Device sizing using	/Chapter-4,6	
	circuits.	logical effort;	(R1)	
			+ Class Notes	
5	4. Synchronous system and	Synchronous design, timing metrics, Design of flip-	Chapter-	
	Sequential circuits	flops, Timing issues (clock skew and jitter) and	7,10 <b>(T1)</b>	
	design	clock distribution techniques;	/Chapter-7 (R1)	
	4 1 5 :		+ Class Notes	
_	Analog Design			
6	5. Advanced Current	Basic and cascaded NMOS /PMOS /CMOS gain	Chapter-	
	Sources & sinks; Current	stages. Advanced current mirrors; current and	3,4.5 <b>(T2)</b>	
	Reference circuit,	voltage references design.	+ Class Notes	
6	6. Operational amplifier	Differential amplifier and advanced OPAMP	Chapter-8,9 <b>(T2)</b>	
	architectures and	design, matching of devices, mismatch analysis,	+ Class Notes	
_	Feedback circuits.	common mode feedback circuits	Claratan 7	
5	7. Frequency	Frequency Response stability and noise issues in	Chapter-7,	
	Compensation and Noise	amplifiers; frequency compensation techniques.	10 <b>(T2)</b> + Class Notes	
			Notes	
1	Digital Design II:	Designing of adders multiplians and differen	Chapter 11 (TC1)	
1	8. Arithmetic Block Design	Designing of adders, multipliers, and shifters	Chapter-11 ( <b>T1</b> )	
2	9. Memory Circuits Design	Design of SRAM, DRAM, decoders, sense	Chapter-12 <b>(T1)</b>	
		amplifiers	/Chapter - 9 (R1)	
	10 D		+ Class Notes	
3	10. Design verification &	An overview of design verification and testing of	Chapter-15 (R1)	
	test	Integrated circuits.	+ Class Notes	

#### 7. Evaluation Scheme :

Component	Duration	Weightage(%)	Date & Time	Remarks
Test 1	30 min	15	September 10 - September 20 (During scheduled class hour)	Open Book
Test 2	30 min	15	October 09 – October 20 (During scheduled class hour)	Open Book
Test 3	30 min	10	November 10 - November 20 (During scheduled class hour)	Open Book
Quiz/Assignments	-	30	To be announced	Open Book
Comp. Exam	2 Hours	30	TBA	Open Book

- **8. Make up Policy:** Make up will be given only on genuine reasons. Applications for makeupshould be given in advance and prior permission should be obtained for Scheduled tests.
- 9. Consultation Hours: ()

On Google Class room

1.Dr.Syed Ershad: Tue & Thrusday (4 to 5 PM)

2.Dr.Saroj: Tue & Thrusday (4 to 5 PM)

**10. .Academic Honesty and Integrity Policy:** Academic honesty and integrity are to be maintained by all the students throughout the semester and no type of academic dishonesty is acceptable.

Instructor-In-Charge **EEE F313/INSTR F313**