

**Course:** Computer Organization - ENCM 369

**Lab #:** 6

**Instructor:** N. Bartley

**Group**

**Submission for:** B02

**Submitted by:** William Fraser

**UCID:** 30158991

**Partner:** Aarsh Shah

**UCID:** 30150079

**Date Submitted:** 01-Mar-2023

1. Machine Code for: `addi sp, sp, -112`  
(I-type instruction)



op = 0010011

$$Sp = 2_{10} = 00010_2$$

2. inputs:

$B = \text{Value from above} \Rightarrow 1111 - [12 \text{ ones}] - 1111 - 2111 - 1001 - 0000_2$

Perform  
22-bit adder  
addition

## Exercise B: Integer addition examples

### Part I

$$\begin{array}{r} a = 0xb4 = \overset{1011}{1011} - 0100_2 \\ b = 0xb3 = \overset{1011}{1011} - 0011_2 \\ \hline 0110 - 0111_2 \end{array}$$

2's complement: Overflow because MSB carryout doesn't match previous carry out.

Unsigned overflow: Overflow because output is smaller than both a and b.

### Part II

$$\begin{array}{r} a = 0xd0 = \overset{11}{1101} - 0000_2 \\ b = 0xe0 = \overset{11}{1110} - 0000_2 \\ \hline 1011 - 0000_2 \end{array}$$

2's complement: No Overflow because MSB carryout matches previous carry out.

Unsigned overflow: Overflow because output is smaller than both a and b.

### Part III

$$\begin{array}{r} a = 0x78 = \overset{0111}{0111} - 1000_2 \\ b = 0x0b = 0000 - \overset{1011}{1011}_2 \\ \hline 1000 - 0011_2 \end{array}$$

2's complement: Overflow because MSB carryout doesn't match previous carry out.

Unsigned overflow: No Overflow because carryout of MSB is 0.

### Part IV

$$\begin{array}{r} a = 0x35 = \overset{001}{0011} - 0000_2 \\ b = 0xad = 0010 - \overset{1101}{1101}_2 \\ \hline 0101 - 1101 \end{array}$$

2's complement: No Overflow because MSB carryout matches previous carry out.

Unsigned overflow: No Overflow because carryout of MSB is 0.

## Exercise E: Integer subtraction examples

### Part I

a: 0010-0000

b: 1000-1111

$$\begin{array}{r} \phantom{011000001} \\ a = 0010-0000 \\ \text{inverted bits of } b = 0111-0000 \\ \hline a-b = 1001-0001 \end{array}$$

Signed overflow occurred because  $a-b$  was a (pos. number) - (neg. number), but resulted in a neg. number. Wrong sign.

Unsigned overflow did occur because the Cout of the MSB is 0.

### Part II

a: 1100-1000

b: 0110-1110

$$\begin{array}{r} \phantom{100000011} \\ a = 1100-1000 \\ \text{inverted bits of } b = 1001-0001 \\ \hline 0101\ 1010 \end{array}$$

There is signed overflow because a (neg. num) - (pos. num) resulted in a pos. num. This is the wrong sign.

Unsigned overflow does not occur as the Cout of the MSB is 1.

### Part III

a: 1010-1100

b: 1010-0101

$$\begin{array}{r} \text{inverted bits of } b = \begin{array}{r} \overset{1111}{1010} - \overset{0001}{1100} \\ \hline 0000 - 0111 \end{array} \end{array}$$

Signed overflow did not occur because it is a larger magnitude negative number subtracting a smaller magnitude number, resulting in a negative number, which is expected.

Unsigned overflow did not occur because the Cout of the MSB is 1.

### Part IV

a: 0010-0110

b: 0010-0111

$$\begin{array}{r} \text{inverted bits of } b = \begin{array}{r} \overset{1111}{0010} - \overset{0001}{0110} \\ \hline 1101 - 1000 \\ 1111 - 1111 \end{array} \end{array}$$

Signed overflow did not occur because it is a smaller magnitude pos. num subtracting a larger magnitude pos. num, resulting in a negative number, which is expected.


Unsigned overflow did occur because the Cout of the MSB is 0.




## Exercise F: Review of D Flip-Flops

Worksheet for Exercise F

## Part I



$$Q_0' = Q_0 Q_1 + \overline{Q_0} \overline{Q_1} \quad Q_1' = \overline{Q_1}$$



Part II

$$Q_0' = A$$

$$Q_1' = Q_0$$

$$Q_2' = Q_1$$

