Course: Computer Organization - ENCM 369

**Lab #**: 6

**Instructor:** N. Bartley

Group

**Submission for:** B02

Submitted by: William Fraser


**UCID:** 30158991

Partner: Aarsh Shah

**UCID:** 30150079

**Date Submitted:** 01-Mar-2023

### Exercise A: 12-bit two's complement and RISC-V instructions



### **Exercise B: Integer addition examples**

Par	4 :	L_											
		0×		1	LQ	1	1						
												•	
	b =	0×	63	=									
					0	1	1	0.	-	0:	11	1	<b>a</b> .

d's complement: Overlow becouse MSB campout doesn't model previous Coung. out.

Unsigned Overlow: Overflow because output is smaller than both a and b.

a's complement: No Overlow because
MSB compout madelies previous carry out.

Unsigned overlow: Overflow because
output is smaller than both a and b.

Part III
$$a = 0 \times 78 = 0111 - (000)$$

$$b = 0 \times 0b = 0000 - 1011$$

$$1000 - 0011$$

à's complement: Overlow because MSB compout doesn't match previous carry out.

Unsigned Overlow: No Overflow because carryout of MSB is 0.

## Part IV

$$a = 0x35 = 0011 - 00002$$

$$b = 0x2d = 0010 - 11012$$

$$0101 - 1101$$

d's complement: No Overlow because

MSB compout modelles previous carry out.


Unsigned Overlow: No Overflow because compact of MSB is 0.

#### **Exercise E: Integer subtraction examples**

Part I a: 0010-0000 1000\_1111 01100 0001 a= 0010-0000 inverted bits of b = 0111-0000 a-b= 1001-0001 Signed overflow occurred because a-b was a (pos. number) - (neg. number), but resulted in a neg number. Wrong sign. Unsigned Overflow did occur because he Cout of the MSB is O. Part II a: 1100-1000 b: 0110\_1110 10000 0011 inverted bits of b = 1001\_0001 0101 1010 There is signed our flow because a (neg. num)-(pos. num) resulted in a pos. num. This is the wrong sign. Unsigned overflow does not occur as He Cout of the MOB is 1.

Part III
a: 1010_1100 b: 1010_0101 a: 1010_1100
inverted bits of b = 0101-1010
0000_0111
Signed over flow did not occur because it is a larger Magnitude negative number subtracting a smaller magnitude number, resulting in a negative number, which is expected.
Unsigned der Flow did not ocar because the Cout of the MSB is 1.
Part III
a: 0010_0110 b: 0010_0111
W- 0010-0110
inverted bits of $b = 1101 - 1000$
Signed overflow did not occur because ;t is a smaller magnitude pos. num subtracting a larger magnitude pos. Num, resulting in a regulive number, which is expected.
Unsigned Overflow did occur because the Control He MSB is O.

# **Exercise F: Review of D Flip-Flops**





$$Q_0' = A$$
 $Q_1' = Q_0$ 
 $Q_1' = Q_1$ 

