## INDIAN INSTITUTE OF TECHNOLOGY PATNA


## CS226- Switching Theory Lab

## Lab 2: Logic simulation Sub-blocks


Exercise 1 (series parallel structures):

Simulate the following structures:

(Follow Lab1 steps to simulate)



# Exercise 2 (NMOS gates):



### **Assignment:**

(Design and simulate)

- Create series structure with 4 PMOS transistors and verify the functionality (Assume A, B,C, and D are the inputs).
- 2. Using NMOS logic, create 5 input NAND, NOR, AND and OR gates. (10 points)
- **3.** Implement the following using CMOS Logic.

**4.** Implement the following using CMOS Logic.

$$Y = AB + CD + E$$
points) (5)

- 5. Create a library of gates (NAN,NOR, AND, OR, XOR) from the Lab 1 and implement the following using your library (See tutorial sub-circuits). Y = AB + C (15points)
- **6.** Implement and verify the functionality using existing library of Gates in logic-sim  $\mathbf{Y} = A + BC + D$  (5**points**)

#### **Submission:**

Submit your .circ file containing your various transistor-level/logic level implementations. Submit hardcopy of the report to TAs. Show the simulations to TAs.

- The simulation files p1.circ, p2.circ, p3.circ, p4.circ, p5.circ and p6.circ
- Zip the above five files. Zip file name is your role number.

Course work submission through Email: <a href="mailto:cs225.iitp@gmail.com">cs225.iitp@gmail.com</a>

(use email subject Lab1\_Logicsim\_your roll number).

This work is due on: : 18th January