Physical organisation.

* Memory management: track of status of each memory location, whether allocated or free. 4 allocates memory dynamically.

* Requirements in memory management. > Reallocation, Protection,
sharing,
logical organisation,

D Reallocation - o not possible in advn. to tell which program will reside where,

if not possible that when swapped back in, it resides at the same location.

- -> After loading program into main memory, os must be able to read logical 4 physical address.
- start writing on other programs address space. Each process should be protected from such interference
 - thu protection should be sanshed by procession.
 - * more Relocation, more harder protection.

0

- process has the same copy of required memory program,

 rather than having the original. That his is loaded to main memory

 4 copies are shared with all.
- u) legical organisation modules most of the programs are organised
 into modules, some are unmodifiable f some are modifiable fcontain
 data. Os has some basic modules.
 - · modules are written & combined compiled independently of references from one module to another are resolved by system at runhanc.
 - · Each module has its own degree of protection
- e) physical organisation main memory & secondary memory.

 main issue is flow of data from main men secondary memory to

 main memory & is impractical to understand thu.
- > inhen memory is available but data is in sufficient, modules are assigned to memory.

 > In multiprog., programmer does not know show much space will be available.

4) fragmentation - unwanted problem in 08.

(

-> processes are loaded & deleted from the memory, this generates free These small spaces cannot be allocated, thus memory is inefficiently wed. space "in memory.

- · Internal Fragmentation > When process is allocated to a memory block, but size of process is a mailer than memory, remaining space = waste = this is internal frag.
- · External fragmentation there is enough memory space available for a request by a process but the memory available is not contagious. - this is external frag.

- ophmized storeage of less failure tegual defragmentation, slows the storeage. through are


re.

ranage

1

```
5) paging - eliminates need of contagions allocation of memor,
      - process of remving processes in the form of pages from
                                                                   (page = same sige
           accordary memory to main memory = paging.
        * seperate each processes into pages, (processes are stored in pages)
      -> physical memory is divided into fixed size blocks = pages, of same size
          as memory is requested, os allocates pages. page table is used to maintain thu
      -> paging reduces internal fragmentation (as pages are of very smallsize)
     - External fragmentation is there as memory is fragmented into many parts.
    6) segmentation: A process is divided into segments of different size
       TUPU -> a) virtual enemory segmentation -> each process ic segmented
                         into not of acquents, but acquentation is not done
                          and anay or may not take place during run time,
  ©
             b) simple segmentation - each process is divided into segments .4
                 all are loaded into memory at run time.
    * segment Habic (Base address) (segment limits)
    · maps 2D logical address to 1D physical address.
   · Bace address > It contains starting physical address where segment resides in mem
   · segment limits also known as segment offsets, specifying length of segments.
   · segmenent no. - no of bits required to represent segments.
    · segment offsets - no. of bits req. 40 rep. Size of segments
    - no internal magmentation 1 improves apo utilization.
   -> external bragmentation
 412 # First Br - search through list of available memory block,
              (check for 1st box that can accomodate the requested memory)
      ->once block is found, the block is split into 2, the used part
                                                          the free part.
 * Best fit - B search through 11st of available blocks, (find block
             that is closect to size that is required)
    -> divided into 2 parts -> wed f unued. | Reducer fragmentation.
    -> overhead increases 4 high internal fragmentahan
adu - 1ers bragmentanon, ices external brag.
```

Segment table -> maps DD logleal and * worst Fit - + travers through available blocks of find max size block avail roller matched born address 4 place process in it. -> this is a stown process, as to traverse everytime. -> high internal fragmentation. Slow process; we need to traverse every time. * Mext Fit allocation -> similar to lat filt (scan ahad from previously allocated space -> lece overhead from 1st PIE, as we do not need to traverse entire 0 memory again. - reduced memory fragmentation & small gaps. cache memory organisation - mapping data in memory to location in cachi. -> cache memory is highspred, small quantity of memory, used to copy + store data from main memory. -> Act as a buffer beto RAM & CPU, hold the requested data instruction, thus directly avallable on cpu. # CACHE Architecture (Li, 12, 13) L1 - smallest 4 factest (64 Kb), Each core in processor has its own L1 L1 DATA 4 L1 Instruction LDL1 has 2 parts nandles into to be hold info to be written fed to processor. in to main memory 12 => 12 15 also embedded to each core of processor & has more storeage man L1 cache but is slower stran L1. 12 - Non embedded to cores in CPU, (LB acts as shared storage pool), that entire cpu can access. > only 2 times faster than RAM. -> L3 reduced the chance of cache data miss



embedded with each core of processor.

The has more storeage than L1 cache, but
has slow speed than L1, yet faster than RAM.

+ Li coche

LB acts as a shared storage pool that the

- . This is only twice as Past as RAM, .
- needs to had that in slower memory systems thus is called cache miss.
 - chance of a miss and helped improve performance.

Address mapping

+ there are 3 different types of cache mapping:

- 2) Direct mapping & Simplest method, it maps each

 block of moin memory to only one possible


 cache line (each memory block to speake line in cache)

 The the line is previously taken up by memory

 block when a m new block needs to be loaded,

 the old block is trashed.
 - fag field. The eache is used to store tag field.

 I rest is stored in main memory.



_
1
ну.
1 y
1000
ers
273
THE
1 900
100
170
100
10
1-100
emory.
emory.
hill
N
110

إ	
	(b) Write back:
	· only the cache location is changed during the write
	operation.
_	. When the word is collaboration from the cache, the location
_	is flagged, so it is replicated in memory (main).
_	. This approach way developed bear, words may be updated
	numerous times while they are in cache. But, as long
_	as they are in there It does not matter, whether copy
_	stored in main memory is outdated as request is funfined.
	adi . a small no of memory aperations accessed & contes operation.
_	disadu. Inconsistency.
_	11/10/15/ 11 / 12 /
_	* Cache Conerence Protocols:
_	74 AND 11 - 11 2
	(a) MSI - a fundamental prorocal used in multiprocessor system
_	M-+ Modified => data in cache is incompanble with mainmement
_	+nus the block is been applated in cache. Thus,
_	when data removed from cache, the cache is responsibly
_	Propositing data changes to main memory.
-	and the character of althoughout to the course of the cour
	stored - Alleast one came has atleast one copy of block,
	that is not been update
	4
	= = Invalid => If the block is going to be stored in this coche,
	It must be obtained from RAM.
1	the comment of the party of the comment of the comm
1	(b) Mosı =
	0 - borned to this used to eignify the ownership of
	eurrent processor to this black & culli respond
	to anguires if another process wants this block.

	Propa No.
	Donto
	(r) MESI
The state of	the second secon
	F
colonos	E -> Exclusive >> exclusive signifies that the data is
	the coche 4 co
	ed please take a
A TENEDANCE OF	8 -> shared -> other caches on computer may also
	hold some york cache line.
Maria III	The second secon
The state of the s	(D) MOEST - (Java Tpoint)
	# Types of coherence
1	3 130
12 12	(a) pirectory based =>
1 30 1	
	· A directory based eyetern keeps the coherence
1011	amonast the carbon by
The second second	amongst the caches by storing shored data in
	processor must request some primary memory into coops
Lated to	Permission de
*	appliance or devalued one
1	that contain the record when modified.
Denes disk	(2) Spanning and
7	(2) Snooping =>
	· Total
-	- Endivisual caches with address line during sneeping
-	TO COTIAGO A
fm so Jean	investigate protocol to what
No test	The seen to a man
Carried A	
	invalidates its own copy of snooped memory locanon
	mory locaron
- 11	

	. Asoliding as that acts as intermediary beth user a
1	providing an mear friendly and . In Income
1	Control of the Contro
-	Pegn Mr.
=	
	(c) Sharfing ->
	· A corne controller, user this method to try dupdate
- 1	its own copy of memory location, when the second
	master afters the place in main memory by keeping
	an eye on both address and contents.
	. The cache controller tipdates its own copy of underlying
	memory location with new data, when a conte
	cienon is detected to a place of which caene holda copy.
#	Swapping
	Control of the second of the s
	. A memory management echeme, where any process can be
	temporarily swapped from main memory to secondary
	memory . So that main memory is available for processes.
	In secondary memory place where swapped process is
	Stored is swap space.
	. The purpose is to access data present in hard disk of bring
	that to RAM, swapping is only done when data is not
-	present in RAM.
	No open application of the contraction of the contr
	* We get 2 more concepts.
	· swap-in - removing processes from RAM + adding them
	to hard disk.
	· swap-out - removing process program from hard duk f
	fut that back to RAM.
	* AdV (suapping)
	· Helps cou manage processes with single main memory.
	· helps creating of using virtual memory.
	· allows CPU to do mustiple task simultaneously.

	and the a Description of the same to the same of the same	-
gr - 1 - 1 - 1	data or code in its address space but is not	6
	currently lomicd in system PAM.	
(4)	DIEGOV (Swapping)	
	DIEGOV (SURPPING)	
- 1		
·	· If computer system looses power , user may loose all	
-	information related to program in mue of substantial emopping.	
	. If the swapping algo. is not good, the composite	
	method con increase no of page facility of decrease	
A Setupos	overall processing performance	-
ALL Y		
# 000	Thrashing	
	Throshing	
TOTAL CONTRACTOR	- Myhlal	
	. Thrach is poor performance of moun memory (paging) system.	
•	where some pages are being loaded repeatedly due to	1
-	lack of main memory to keep them in memory	8
- April 1	The state of the s	F
	* Thrashing occurs when computers, virtual memory	
1 S 1 S 1	resources are overased tending to constant state of	t
	The Family.	ł
A	trading to conapse of computer system.	ł
	. This may keep on aging wall	ł
	This may keep on going within wer closes some	-
-	Mirror mem. resources.	
	i courses.	
The same	· Throshing is one	
4-1	frequentry at a very high rate	
)-	frequentry at a very high rate, the os has to spend	1
	the reduced.	1
#j*	is reduced.	1
- Wa		1
	then frequent page facility will be some	1
	then frequent page facilts will be seen.	1
. A.	tine and the second	1
Market Company	prise remaind below to the	

	4 141
	· fast data wates + fast reorganizing data.
	· Fallures — o insufficient space may lead to fallure. · Ophmized storeage.
	* disadv
	· a need for regular defragmentation
	· Blowing read times, as the storeage is fragmented
)	E) reging:
	· Paging eliminated need of contagious allocation of physical memory
•	Process of retrieving processes in the form of pages from the secondary storage to main memory.
	Basic purpose of paging is to seperate each procedure into pages. From will be used to split the main memory.
3	Fred sized blocks called page fromes, that are of some size as page used by process. When process requests memory, as allocates one or more pages fromes to process 4 maps processes 1091cal pages to physical pages. A page table is used to maintain mapping.
=	

Strenok Page Table 1:

- · Part of process being executed by the cov must be present in main memory during that time period.
- . The page table must also be present in main memory
- · Size of pg. table depends on no. of entres in table
- · pg. table may also be considered as collected of frames

 of A stored in different frames or ain a single

 where the store to a store to a single of the single of t

Andrew St. M. America.

Through Indian 3 solovens and

another are the first of management.

To assessment this problem, high speed cache is est up for page there can page table entries caused as Translation and The see a special cache; used to keep track of recently used. The is a special cache; used to keep track of recently used. The contains of table entries that have been recently used. Cheen a virtual address processor examines and the if page from the frame as: is retrieved of the page table entries and is retrieved of the processing the page table. The partable entry is not found in the the parties of the page table. The list cheeks if page is already in main memory is not a page fault is issued. The list cheeks if page is already in main memory is not a page fault is issued. The list cheeks is checked in the processor. The list checks a virtual address. The list is checked in the processor. The list is checked in the processor. The list is checked in the processor. The list is checked in the page lies. The list is checked in the page lies. The list is checked in the page lies. The list is checked in the page lies in the page table residing in main memory. The list is checked in the page lies in the page table residing in main memory.		moviding an user franchis and . In income the user of har
The set cheere if page is already in main memory if not a page foult is issured. The set cheere of virtual address. The ist cheere of the cheere of the present of the content of the present of the present of the cheere of the present of the presen		The late cont
in consider the picture, high speed cashe is set up for page tobic and page those entries course as translation on, tocknowed buffer (TIB) The is a special coche; used to keep train of recently used transactions. The contrains pg. table sources that have been recently used. Cheen a virtual address, processor examines the TIB, if page more table entry is present, the frame no: is retrieved for The pg. table source is formed. The pg. table source found in TIB, the pg. no: is used at index while processing the page table. The list cheeks if page is already in main themory is not a page foult is issued. The Hit CPU generates a virtual address. The hit is checked in TIB (present). Corresponding frame is required retrieved, telling (where main memory page lied. The mass CPU generates a logical address. The base the pg. no: is matched to pg. table residing in main thempty main thempty main thempty main thempty		Freque ser
The last checks if page is already in main memory is not page fault is issued. The last checks if page is already in main memory is not page fault is issued. The last checks is secured. The last checks is page is already in main memory is not page fault is issued. The last checks is page is already in main memory is not page fault is issued. The last checks is checked in The (present). Corresponding frome is received returned thereof is main memory page lied. The miss CPU generales a lagrant address. This checked in The (not present) How the page not is matched to page table residing in main memory. More the page not is matched to page table residing in main memory. Corresponding frame is retrieved, where main memorypage lies.	0118	or page to be ent page dable entries could as translation est, or the is a special cooker, used do keep track of recently Used transactions. The contains pg. dable entries that have been recently wied.
In TLB HIT CPU generates a virtual address. Corresponding frome is received removed, telling where main memory page lies. The Mies CPU generates a virtual address. The Mies CPU generates a logical address. This checked in TLB (not present) Mose the pg. on. is matched to pg. table residing in main memory main memory corresponding frame is removed, where main memorypg. lies.	Mir)	The partable entry is not found in TIB the said
To TLB MIES The purpose of the checked in TLB (present). Corresponding frome is received removed, telling where main memory page lies. The Mies CPU generates of logical address. This checked in TLB (not present) More the pg. no. is matched to pg. table residing in main memory. More the pg. no. is matched to pg. table residing in main memory.		TLB 12+ checks if page is already in main memory, if not a page fault is issued.
· CPU generates a virtual address · Date, this is checked in Tib (present). · Corresponding frome is received remarch, taking where main memory page lies. · The Miss · CPU generates a logical address. · This checked in Tib (not present) · Now the pg. no. is matched to pg. table residing in main memory · corresponding frame is retrieved, where main memorypg. lies.		In TIB HIT
. Does, this is checked in Tib (present). . corresponding frome is received removed, telling where main memory page lies. . cpu generates a logical address. . this checked in Tib (not present) . Moso the pg. no. is matched to pg. table residing in main memory . corresponding frame is removed, where main memorypg. lies.		
· corresponding frome is reserved removed, telling where main memory page lies. In TLB Mics · cpu generates a logical address. · It is checked in TLB (not present) · Moso the pg. no. is matched to pg. table residing in main memory · corresponding frome is removed, where main memorypg. lies.		
main memory page lies. The miss Proposition of the present of th		
. cpu generates a logical address. This checked in TLB (not present) Now the pg. no. is matched to pg. table residing in main memory corresponding frame is removed, where main memorypg. lies.		
. cpu generates a logical address. This checked in TLB (not present) Now the pg. no. is matched to pg. table residing in main memory corresponding frame is removed, where main memorypg. lies.		
. This checked in TLB (not present) . How the pg: no. is matched to pg. table residing in main memory . corresponding frame is removed, where main memorypg. lied.		100
· More the pg. no. is matched to pg. table residing in man memorypg. Ites.		
main memory main memory main memory main memory		. It is checked in TLB (not present)
· corresponding frame is removed, where man memorypg. lies.		
		· corresponding frame is removed, where moin memory pg. lies.
		,

	frome no => address of main memory impere we wan	10.00
	(P)	nça Ha
T.		rate and a second
	Adv	
	* It helps in reducing memory space.	111111111111111111111111111111111111111
	. It take lenger leakup time, as memory - 100	k cib
	Hard place concerning the virtual address.	. 11
property see	· It mara page sumpping earlier!	· And
	-11.12 - 17 19	
#	Trongation lookande Buffers	730
	· Inhe	
	- In o.s. for each process we have page-	Tables that
	consists of page table entries (PTE), PTE	
	info like frame number, etc.	Contains
2-		
	PTE tells , where in main memory is a	ctual page
b	reciding.	
Th		^
THRE	that pagetables were stored in registers.	subally for
766	the segarets.	
	The saco creed have to be	
	The idea cused here is to place page table	suppor lu
	registers, for each request generated	from CPU,
	it will be matched to appropriate pg.	no. of
A	page tables cobich culli now tell where in	main
4	memory the corresponding page resides.	
Million	Everything le want	
	Everything is right, but issue is register is	of omali size
	they be big fired, thus not the	
	прричин	. , ,
	The second secon	10 10
	The entires eatise pg. toble that hept in mo	in memory
	To poercome, the size issue but we requi	re 2 reference
	(1) tear find frame no.	
Court for the	(go to address specified by from	ne no
	1.18%	

	Asoulding an weer friendly and the income
. ,	The state of the s
	Pega Nez. Desig
	4) Hashed Pg. Table:
	The state of the s
	· Used to
	· the hondle address spaces of > 32 bits.
	To this, the virtual page, the no. is based to pg. table
	bashing to some elements.
	hashing to some as
	hashing to some elements.
2.0	· tach element has a;
ì	has a:
1	-> Virtual page no.
13	The Fall Mame
)	to next dement
:A-1	transfer description of the second of the se
	5) clustered Pgtables
	· Similar to back
	(1.e. 16) tamer than I
) Could's Could when
	100 - CODY COLUMN 4 - CONTROL 1
	Ed alot a vist open your off in the same and
	The said haloman there will be a series
#	Inverted Page table !
	and the state of t
	and the section of the second state of the second section is a
	· Inverted page table le a global page table, maintained
	by or all processes.
- 13	In Inverted Par the no. of entres = no. of fromes in
	worn weward.
	This is success a constant of
	- There is always a space reserved for page, regardless
	of fact that it is present in main memory or not.
	reading to constenge of space.
	· We can save the pages by inverting the pg. table,
	we can save details of pages only; present in memory.
	From = index 4 info. saved incide block = process Ib 4 pg. no
	n'
- 11	

	Drebn Drebn
	of techniques of structuring page table
	3) Hierarchical pageous paging: (murrilovel paging)
	. The state of the
	· There may be a case of page table too big to ht in contragrace space, thus we have a hierarchy.
	. Here, legioni address space is broken into many pg. tables.
<u> </u>	· here, 2-lever on 3-level paging can be used.
	2) - Two-level pg-table .
	· consider a system of as bit page logical address spaces
	pg no. = 22 bits pg offset = 10 bits.
	and we have page table, that is further divided as:
	→ Pg. no. = 12 bits
	Pg offcet = 10 bils.
A lar	Pg no. pg offset 12 @ 10 @ = 10g1cal address.
	ACETY. (D) W (D)
100	proge of
1	bade jupic
	3) & Three level Pg. Table.
	• for 60 bit theat leavent and
Et .	for Gu bit togal logical address, we cannot have a
	ere outer pg outer pg offer
a Var	P1 P2 d
to a	12 10 10 12
	The state of the s

Pros No.

Link