



Course Name:	Digital Design Laboratory	Semester:	III
Date of Performance:	23 / 08 / 2024	Batch No:	A1
Faculty Name:		Roll No:	16010123012
Faculty Sign & Date:		Grade/Marks:	___/25

Experiment No: 3
Title: 4:1 Multiplexer and 3: 8 Decoder


Aim and Objective of the Experiment:
To design and implement a 4:1 multiplexer and 3: 8 Decoder
COs to be achieved:
CO2: Use different minimization techniques and solve combinational circuits.
Tools used:
Trainer kits
Theory:
<p>Multiplexer: Multiplexer is a special type of combinational circuit. It is a digital circuit that selects one of the n data inputs and routes it to the output. The selection of one of the n inputs is done by the select lines. To select n inputs we require m select lines, such that $2^m = n$. Depending on the digital code applied at the select inputs, one out of the n data sources is selected and transmitted to a single output.</p> <p>Decoder: A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different. The input code generally has fewer bits than the output code, and there is a one-to-one mapping from input code words into output code words. The general structure of a decoder circuit is shown in the Figure below. The enable inputs, if present, must be asserted for the decoder to perform its normal mapping function. The most commonly used input code is an N-bit binary code, where an N-bit word represents one of 2^N different coded values. Normally, they range from 0 through $2^N - 1$. The input code lines select which output is active. The remaining output lines are disabled.</p> <p>Implementation Details: 4:1 Multiplexer Block Diagram</p>



4:1 Multiplexer Circuit




Pin Diagram IC74153




Implementation Details:


3:8 Decoder Block Diagram



3:8 Decoder Circuit



Pin Diagram IC74138



Lab Work:

Decoder.



- Accepts a value and decodes it.
- Output corresponds to value of its inputs.

TT of 2-to-4 Decoder

S ₁	S ₀	E	O ₀	O ₁	O ₂	O ₃
X	X	0	0	0	0	0
0	0	1	1	0	0	0
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	1

9-4 decoder

S ₂	S ₁	S ₀	E	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇
X	X	X	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0
0	0	1	1	0	0	1	0	0	0	0	0
0	1	0	1	0	0	0	1	0	0	0	0
0	1	1	1	0	0	0	0	1	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	1	0	0
1	1	0	1	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1



Implementation Details

Procedure:


- 1) Locate the IC 74153 and place the IC on trainer kit.
- 2) Connect VCC and ground to respective pins of IC trainer kit.
- 3) Implement the circuit as shown in the circuit diagram.
- 4) Connect the inputs to the input switches in the trainer kit.
- 5) Connect the outputs to the O/P LEDs
- 6) Apply various combinations of inputs according to the truth table and observe the condition of the LEDs.
- 7) Note down the corresponding output readings for various combinations of inputs.
- 8) Repeat the same for IC 74138

Post Lab Subjective/Objective type Questions:

1. Design and verify a 2:1 multiplexer using logic gates.

Q1. Select I/p	Input		Fundamental Product (FP)	Σ	Σ to Input
S_0	I_1	I_0			
0	X	0	S_0', I_0'	0	$Z = I_0$
0	X	1	S_0', I_0	1	$Z = I_0$
1	0	X	S_0, I_1'	0	$Z = I_1$
1	1	X	S_0, I_1	1	$Z = I_1$


→ Logical Diagram



Truth table

S	Output
0	$Z = I_0$
1	$Z = I_1$

2. Build an 8:1 multiplexer using only 2:1 multiplexers.



Conclusion:

We successfully implemented 4:1 multiplexer and 3:8 Decoder.

Signature of faculty in-charge with Date: