

Course Name:	Digital Design Laboratory	Semester:	III
Date of Performance:	09 / 08 / 24	Batch No:	A1
Faculty Name:		Roll No:	16010123012
Faculty Sign & Date:		Grade/Marks:	___/25

Experiment No: 4
Title: 4-bit magnitude comparator

Aim and Objective of the Experiment:

To design and implement 1-bit comparator using logic gates and verify 4-bit magnitude comparator using IC 7485

COs to be achieved:


CO2: Use different minimization techniques and solve combinational circuits.

Tools used:

Trainer kits

Theory:

Comparator: The comparison of two numbers is an operator that determines one number is greater than, less than (or) equal to the other number. A magnitude comparator is a combinational circuit that compares two numbers A and B and determines their relative magnitude. The outcome of the comparator is specified by three binary variables that indicate whether $A > B$, $A = B$ (or) $A < B$.



1-bit Comparator Implementation Details:

Truth Table -

Inputs		Outputs		
B	A	$A > B$	$A = B$	$A < B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0


From the Truth Table -

$$(A < B) = A \bar{B}$$

$$(A = B) = A \bar{B} + AB$$


$$(A > B) = AB \bar{B}$$

Logic Diagram of 1-bit Comparator -




Four Bit Magnitude Comparator Implementation Details:

Pin Diagram of IC 7485



Logic Diagram of IC 7485

**Comparing Table**

INPUTS of 4 bit Comparator				OUTPUT		
A_3, B_3	A_2, B_2	A_3, B_3	A_2, B_2	A_3, B_3	A_2, B_2	A_3, B_3
$A_3 > B_3$	X	X	X	H	L	L
$A_3 < B_3$	X	X	X	L	H	L
$A_3 = B_3$	$A_2 > B_2$	X	X	H	L	L
$A_3 = B_3$	$A_2 < B_2$	X	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	X	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 < B_1$	X	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 < B_0$	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	H	L	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	H	L
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	L	L	H

Where H = High Output, L = Low Output, X = Don't Care

Lab Work –

Exp 3
Comparator

→ Logic circuit that compares the magnitude of two binary quantities to determine which one has greater magnitude.

→ If 2 input bits are \neq , output is 1, if 2 input bits are $=$, output is 0

→ 1 bit comparator

Truth table

Input	A	B	$f(A > B)$	$f(A = B)$	$f(A < B)$
0	0	0	0	1	0
1	0	1	1	0	0
0	1	0	0	0	1
1	1	1	0	1	0

Finding Equations using K-map.

Eqⁿ. for $A > B = A \cdot \bar{B}$

Eqⁿ. for $A < B = \bar{A} \cdot B$

Eqⁿ. for $A = B = \bar{A} \cdot \bar{B} + A \cdot B$
 $= A \text{ XOR } B$

$f(A = B) = \bar{A} \cdot \bar{B} + A \cdot B = f(A > B) + f(A < B)$

12th August
Aarym Sharma
16010123012

4th August
Aarym Sharma
16010123012

Logic circuit diagram for a 1-bit comparator:

```

graph LR
    A((A)) --- AND1[AND]
    B((B)) --- AND1
    AND1 --- A_gt_B[A > B]
    A --- AND2[AND]
    B --- AND2
    AND2 --- A_eq_B[A = B]
    A --- AND3[AND]
    B --- AND3
    AND3 --- A_lt_B[A < B]
  
```

→ 4 bits comparator
 $A = B \rightarrow 1$ & other 2 should be zero

$A = 1111$
 $B = 1111$
 $A = B$

Input	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀	Output
0	0	0	0	0	0	0	0	0	1 0 0
1	1	1	1	1	1	1	1	1	0 1 0
2	1	0	0	0	0	0	0	0	1 0 0
3	0	0	1	0	0	1	0	0	0 0 1


Implementation Details

Procedure:

- 1) Locate the IC 7485 on the trainer kit.
- 2) Connect 1st input no. to A3-A0 input slot and 2nd to B3-B0.
- 3) Connect the output $Y_{A>B}$, $Y_{A<B}$ and $Y_{A=B}$ to the output indicators.
- 4) Switch ON the power supply and monitor the output for various input combinations.

Post Lab Subjective/Objective type Question



1. Design 2-bit magnitude comparator.



Logic Circuit of 2-bit Magnitude Comparator

Electronics Coach

- How can we implement 5-bit magnitude comparator using IC 7485.
 We will need two 7485 chips because each can only compare 4 bits. The first 7485 compares the lower 4 bits of the two 5-bit numbers. The output of this first comparison is then fed into the second 7485, which compares the most significant bit (the 5th bit) along with the results from the first chip. This setup allows us to determine whether one 5-bit number is greater than, less than, or equal to the other. The process involves connecting the appropriate inputs and cascading the outputs to handle all 5 bits.
- Virtual Lab for 8 bit digital comparator using Virtual Lab (Digital Logic Design) Perform simulation.
[Virtual Labs \(vlabs.ac.in\)](http://VirtualLabs.vlabs.ac.in)
 Give feedback for the experiments of virtual lab using somaiya email id.



Absolute Maximum Ratings (max)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature	25°C to +125°C
Storage Temperature Range	DM74LS85: -55°C to +125°C
	DM74LS85: -55°C to +125°C

Note: The "Absolute Maximum Ratings" are those values above which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parameters defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for normal device operation.

Recommended Operating Conditions

Symbol	Parameter	DM74LS85	DM74LS85	Units
		Min	Max	
V _{CC}	Supply Voltage	4.5	5	V
V _{OH}	High Level Output Voltage	2	2	V
V _{OL}	Low Level Output Voltage	0.7	0.8	V
I _{OH}	High Level Output Current	-10	5	mA
I _{OL}	Low Level Output Current	4	5	mA
T _A	Free Air Operating Temperature	25	125	°C

Electrical Characteristics (over recommended operating free air temperature range (unless otherwise noted))

Symbol	Parameter	Conditions	Min	Max	Units
V _I	Input Clamping Voltage	V _{CC} < Min, I _I = 7.5 mA	-0.5	-0.5	V
V _{OH}	High Level Output Voltage	V _{CC} < Min, I _{OH} = Max	DM74LS85: 2.0	2.0	V
V _{OL}	Low Level Output Voltage	V _{CC} < Min, I _{OL} = Max	DM74LS85: 0.7	0.8	V
I _I	Input Current & Max Input Voltage	V _{CC} < Min, V _I = 7V	-10	5	mA
I _{OH}	High Level Output Current	V _{CC} < Min, V _O = 2.7V	-10	5	mA
I _{OL}	Low Level Output Current	V _{CC} < Min, V _O = 0.4V	-10	5	mA
I _{CC}	Supply Current with Outputs High	V _{CC} < Min	DM74LS85: 10	10	mA
I _{CC}	Supply Current with Outputs Low	V _{CC} < Min	DM74LS85: 10	10	mA

Switching Characteristics (at V_{CC} = 5V and T_A = 25°C (See Section 1 for Test Waveforms and Output Load))

Symbol	Parameter	C _L = 20 pF	C _L = 50 pF	Units
t _{PLH}	Propagation Delay Time, Low to High Level Output	3	4	ns
t _{PLL}	Propagation Delay Time, High to Low Level Output	3	4	ns


Note 1: All signals are at V_{CC} = 5V, T_A = 25°C.

Note 2: The times from one output state to the other at a time, and the duration should be measured and noted.

Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From Input	To Output	Number of Gate Levels	$R_L = 2\text{ k}\Omega$				Units
					$C_L = 15\text{ pF}$		$C_L = 50\text{ pF}$		
					Min	Max	Min	Max	
t_{PLH}	Propagation Delay Time Low-to-High Level Output	Any A or B Data Input	A < B, A > B	3		36		42	ns
			A = B	4		40		40	
t_{PHL}	Propagation Delay Time High-to-Low Level Output	Any A or B Data Input	A < B, A > B	3		30		40	ns
			A = B	4		30		40	
t_{PLH}	Propagation Delay Time Low-to-High Level Output	A < B or A = B	A > B	1		22		26	ns
t_{PHL}	Propagation Delay Time High-to-Low Level Output	A < B or A = B	A > B	1		17		26	ns
t_{PLH}	Propagation Delay Time Low-to-High Level Output	A = B	A = B	2		20		25	ns
t_{PHL}	Propagation Delay Time High-to-Low Level Output	A = B	A = B	2		17		26	ns
t_{PLH}	Propagation Delay Time Low-to-High Level Output	A > B or A = B	A < B	1		22		26	ns
t_{PHL}	Propagation Delay Time High-to-Low Level Output	A > B or A = B	A < B	1		17		26	ns

Logic Diagram





7


Conclusion:

We successfully performed and learnt about 1 bit, 2bits and 4bits comparator

Signature of faculty in-charge with Date: