

(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering** 



Course Name:	Digital Design Laboratory	Semester:	III
<b>Date of Performance:</b>	19 / 07 / 2024	Batch No:	A1
<b>Faculty Name:</b>		Roll No:	16010123012
Faculty Sign & Date:		Grade/Marks:	/25

### **Experiment No: 1**

**Title: Study of Basic Gates and Universal Gates** 

Ain	m and Objective of the Experiment:
Uno	derstand Basic Logic Gates and Universal Gates

#### COs to be achieved:

**CO1**: Recall basic gates & logic families and binary, octal & hexadecimal calculations and conversions.

Tools used:	
Trainer kits	

### **Theory:**

Logic gates are electronic circuits that perform logical operations on one or more input signals to produce an output signal based on a set of logical rules. Logic gates can be classified into the following categories:

#### 1. Basic Gates:

- a. AND Gate: The AND gate produces a high output (1) only when all of its inputs are high (1).
- b. OR Gate: The OR gate produces a high output (1) if any of its inputs is high (1).
- c. NOT Gate (Inverter): The NOT gate produces the logical complement of its input. It takes a single input and produces the opposite value as the output.

#### 2. Derived Gates:

- a. NAND Gate: The NAND gate is a combination of an AND gate followed by a NOT gate. It produces the inverse of the AND gate's output. It outputs a low (0) only when all of its inputs are high (1).
- b. NOR Gate: The NOR gate is a combination of an OR gate followed by a NOT gate. It produces the inverse of the OR gate's output. It outputs a high (1) only when all of its inputs are low (0).
- c. XOR Gate (Exclusive OR): The XOR gate produces a high output (1) when the number of high inputs is odd. It outputs a low (0) when the number of high inputs is even.
- d. XNOR Gate (Exclusive NOR): The XNOR gate produces a high output (1) when the number of high inputs is even. It outputs a low (0) when the number of high inputs is odd.

Semester: III

### 3. Universal Gates:

NAND and NOR gates are considered universal gates because any logic function can be implemented

Roll No: 16010123012

Academic Year: 2024-25



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering** 




using only NAND gates or only NOR gates. This means that with a sufficient number of NAND or NOR gates, you can create circuits that can perform any logical operation.


### **Implementation Details**

1. AND Gate: Y = A.B

### Symbol -



### Pin Diagram -



Truth Table -

Input		Output
Α	В	Y=A.B
0	0	0
0	1	0
1	0	0
1	1	1


Semester: III Academic Year: 2024-25




(A Constituent College of Somaiya Vidyavihar University)

# **Department of Computer Engineering**





Pin Diagram –



Truth Table -

Input		Output
Α	В	Y=A+B
0	0	0
0	1	1
1	0	1
1	1	1


Digital Design Laboratory

Semester: III Academic Year: 2024-25



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering** 





Semester: III

Digital Design Laboratory

Academic Year: 2024-25




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering** 




4. NAND Gate: Y = A.B

Symbol-



### Pin Diagram -



#### Truth Table-


Input		Output
А	В	Y= <i>A.B</i>
0	0	1
0	1	1
1	0	1
1	1	0

Digital Design Laboratory Semester: III Academic Year: 2024-25




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering** 





Pin Diagram –



Truth Table -

Input		Output
Α	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

Digital Design Laboratory


Semester: III Academic Year: 2024-25



(A Constituent College of Somaiya Vidyavihar University)







Semester: III

Digital Design Laboratory

Academic Year: 2024-25




(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering** 






Symbol-



Pin Diagram -



Truth Table -

Inputs		Output
A	В	Y= <u>A ⊕ B</u>
0	0	1
0	1	0
1	0	0
1	1	1

Digital Design Laboratory Semester: III Academic Year: 2024-25



(A Constituent College of Somaiya Vidyavihar University)






# Implementation Using NAND Gate -

**NOT GATE** –




A	Q
0	1
1	0

### AND GATE -



A	В	Q
0	0	0
0	1	0
1	0	0
1	1	1

### OR GATE -



A	В	Q
0	0	0
0	1	1
1	0	1
1	1	1

# Implementation Using NOR Gate-

NOT GATE -



A	Q
0	1
1	0

Digital Design Laboratory


Semester: III Academic Year: 2024-25



(A Constituent College of Somaiya Vidyavihar University)


### **Department of Computer Engineering**






A	В	Q
0	0	0
0	1	0
1	0	0
1	1	1

#### OR GATE -



A	В	Q		
0	0	0		
0	1	1		
1	0	1		
1	1	1		

#### Lab Work:




Semester: III Academic Year: 2024-25



(A Constituent College of Somaiya Vidyavihar University)

Department of Computer Engineering





### Post Lab Subjective/Objective type Questions:

1. Implement the Boolean function using NAND gates and NOR gates F=A'B + AB'

Digital Design Laboratory


Semester: III Academic Year: 2024-25




(A Constituent College of Somaiya Vidyavihar University)

# **Department of Computer Engineering**





2. Implement using combination of gates F = ABC + AB'C + ABC'



Semester: III

Academic Year: 2024-25



(A Constituent College of Somaiya Vidyavihar University) **Department of Computer Engineering** 



		1	lusion:			
	AT	10	116	TIO	m.	
•	171	II. I	III N	MU		

We studied about logic gates and their combinations, including basic gates and universal gates. We learned how to use these logic gates and implemented them in integrated circuits and learned how to create logic gates using two basic gates, NAND and NOR.

**Signature of faculty in-charge with Date:** 

Digital Design Laboratory Semester: III Academic Year: 2024-25